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Summary
Voltage scaling is one of the most eﬀective and straightforward means for
CMOS digital circuit's energy reduction. Aggressive voltage scaling to the
near or sub-threshold region helps achieving ultra-low energy consumption.
However, it brings along big challenges to reach the required throughput and
to have good tolerance of process variations. This thesis presents our re-
search work in designing robust near/sub-threshold CMOS digital circuits.
Our work has two features. First, unlike the other research work that uses
sub-threshold operation only for low-frequency low-throughput applications,
we use architectural-level parallelism to compensate throughput degradation,
so a medium throughput of up to 100MB/s suitable for digital consumer
electronic applications can be achieved. Second, several new techniques are
proposed to mitigate the yield degradation due to process variations. These
techniques include: (a) Conﬁgurable V T balancer to control the V T spread.
When facing process corners in the sub-threshold, our balancer will balance
the V T of p/nMOS transistors through bulk-biasing. (b) Transistor sizing
to combat V T mismatch between transistors. This is necessary if the circuit
needs to be operated with very deep sub-threshold supply voltage, i.e., below
250mV for 65nm CMOS standard V T process. (c) Improving sub-threshold
vi
drivability by exploiting the V T mismatch between parallel transistors. While
the V T mismatch between parallel transistors is notorious, we proposed to
utilize it to boost the driving current in the sub-threshold. This interesting
approach also suggests using multiple-ﬁnger layout style, which helps reduc-
ing silicon area considerably. (d) Selection procedure of the standard cells
and how they were modiﬁed for higher reliability in the sub-threshold regime.
Standard library cells that are sensitive to process variations must be elimi-
nated in the synthesis ﬂow. We provided the basic guideline to select safe
cells. (e) The method that turns risky ratioed logic such as latch and register
into non-ratioed logic.
SubJPEG, an ultra low-energy multi-standard JPEG encoder co-processor
with a sub/near threshold power supply has been designed and implemented
to demonstrate all these ideas. This 8-bit resolution DMA based co-processor
has multiple power domains and multiple clock domains. It uses 4 paral-
lel DCT-Quantization engines in the data path. Instruction-level parallelism
is also used. All the parallelism is implemented in an eﬃcient manner to
minimize the associated area overhead. Details about this co-processor archi-
tecture and implementation issues are covered in this thesis. The prototype
chip is fabricated in TSMC 65nm 7-layer Low-Power Standard V T CMOS
process. The core area is 1.4×1.4mm2. Each engine has its own V T balancer.
Each V T balancer is 25×30µm2. The measurement results show that our
V T balancer has very good balancing eﬀect. In the sub-threshold mode the
engines can operate with 2.5MHz clock frequency at 0.4V supply, with 0.75pJ
energy per cycle per single engine for DCT and Quantization processing, i.e.
0.75pJ/(engine·cycle). This leads to 8.3× energy/(engine·cycle) reduction
when compared to using a 1.2V nominal supply. In the near-threshold regime
the energy dissipation is about 1.1pJ/(engine·cycle) with a 0.45V supply volt-
age at 4.5MHz. The system throughput can meet 15fps 640×480 pixel VGA
compression standard. By further increasing the supply, the test chip can sat-
isfy multi-standard image encoding. Our methodology is largely applicable
to designing sound/graphic and other streaming processors.
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K constant intrinsic to the process
α average switching activity factor
β velocity saturation eﬀect factor
n sub-threshold swing factor
η DIBL coeﬃcient
U thermal voltage kT/q (around 26mV at room temperature)
I0 zero-threshold leakage current for a unit width transistor
I0n zero-threshold leakage current for a nMOS transistor
I0p zero-threshold leakage current for a pMOS transistor
C load load capacitance of a FO4 inverter
Id average driving current of a FO4 inverter
xv
Ld logic depth
T g propagation delay of a FO4 inverter
T cp critical path delay
T c operating cycle time
f operating frequency
fmax maximum operating frequency
Il oﬀ-state leakage current of a digital block
Eleakage leakage energy per operation
Edynamic dynamic energy per operation
M degree of parallelism
Areabaseline silicon area of baseline processor
T baseline operating cycle time of baseline processor
T overhead timing overhead due to parallelism
ρ superlinear area growth factor
V T transistor threshold voltage
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2ϕB transistor surface potential
σ∆ intra-die V Tmismatch deviation
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t is the time for the semiconductor industry to play a part in dealing with
the global energy bottleneck and climate change that face our society. In
this chapter, we will ﬁrst overview the CMOS low-power digital design tech-
niques. Then the practical limitation for aggressive voltage scaling is stated.
Following that we will review the existing sub-threshold works. Finally, the
contributions of this work and the organization of this thesis are presented.
1.1 Voltage Scaling for Low-Power Digital Circuits
As early as in the 1970s, Gordon Moore had observed that the number of
transistors on a silicon die doubled every 18 months (Moore's law) [1] . It
is reported that for the last two decades the CMOS technology has been
conventionally scaled to provide 30% smaller gate delay with 30% smaller
dimensions each year [2] [3] , and an ever-increasing amount of Intellectual
Property (IP) cores are integrated on a single System-on-Chip (SoC). The
1
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practice today is that, while the number of transistors integrated in a chip
doubles approximately every two years, the capacity density of battery dou-
bles only every ten years. As a result, the energy bottleneck becomes crucial
to many consumer electronic applications. Taking an MP3 player as an exam-
ple, consumers are strongly calling for new MP3 players with lower price but
much longer playing time. In addition to the energy problem, the heat also
becomes an issue. If the released heat from chips cannot be removed quickly,
the whole system performance becomes very instable. It is then inevitable to
use special IC packaging and more advanced cooling techniques that support
quick heat removal, which will increase product cost remarkably. Therefore,
exploring the design methodology for low energy, green sub-micron circuits
is of very great importance.
Targeting at broad and complex applications, SoCs normally integrate
RF and analog modules such as transceivers, Phase (or Delay)-Locked-Loops
(PLLs or DLLs), A/D-D/A converters, and digital modules such as multiple
processors, memories, etc. The design trend has been to put more and more
functionalities to digital modules for two reasons. First, modern Electronic
Design Automation (EDA) tools support almost full automation of digital
design ﬂow. Integration of a large variety of processing functionalities into
digital modules is much easier than into analog modules. Second, compared
to analog signal processing, digital signal processing (DSP) is superior due
to better noise immunity, smaller silicon area and less power consumption.
Therefore, the digital modules are generally the dominant power consumer
on a SoC.
The total power dissipation of a digital system is composed of the dy-
2
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Table 1.1: Summary of low-power digital techniques
Design hierarchy Reported low-power digital techniques
Algorithm level
1. using more eﬃcient DSP algorithms to eliminate
unnecessary computations and reduce the num-
ber of computations
Mapping and architecture level
1. ISA extension, e.g., ASIP
2. scenario based mapping, rescheduling, etc.
3. preserving data correlation and reference local-
ity, reducing memory access
4. common expression elimination
5. pre-computation, etc.
6. using suitable pipelining and parallelism, en-
abling low supply voltage/frequency
System level
1. multiple supply voltages (MSV)
2. dynamic voltage scaling (DVS)
3. dynamic voltage-frequency scaling (DVFS)
4. multiple clock domains
5. dynamic/variable V T (adaptive body biasing)
6. sleep and power down modes
Circuit level
1. power gating, clock gating
2. logic sizing and logic re-structuring
3. adiabatic logic circuits
4. low power SRAM, DRAM, etc.
5. power-eﬃcient DC-DC converters
Device level
1. multiple threshold CMOS (MTCMOS)
2. low temperature CMOS (LTCMOS)
3. Silicon-on-Insulator (SOI)
4. low power packaging
3
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namic power, the leakage power and the short-circuit power. The dynamic
power results from charging and discharging loading capacitances. It is of-
ten the dominant power consumer. The leakage power results from imperfect
switch-oﬀ of nMOS/pMOS transistors. It is due to the current conducted
even without any switching activity. Since millions of transistors are often
integrated in a single SoC nowadays, the contribution of leakage power to the
total power also becomes signiﬁcant. The leakage current is sensitive to ther-
mal conditions as its absolute value increases in an exponential fashion with
the increasing temperature, so its signiﬁcance can further increase if the re-
leased heat cannot be removed quickly. The short-circuit power dissipation is
due to direct-path current when the nMOS and the pMOS transistors are con-
ducting simultaneously during non-ideal rise/fall times. It only contributes a
minor fraction (<5%) of the total power dissipation.
Table 1.1 summarizes many low-power digital circuit techniques [52] [53]
. These techniques are categorized by their level in the design hierarchy.
To achieve low power, it needs a wide collaboration of designers from each
level hierarchy. In general, these techniques trade-oﬀ ﬂexibility, performance
and silicon area for power. Among these techniques, the most straightfor-
ward and eﬀective means are to scale the supply voltage V DD along with
the operating frequency. As V DD scales, not only does the dynamic power
reduce quadratically, the leakage current also reduces super-linearly due to
the drain-induced barrier-lowering (DIBL) eﬀect. In this way, the total power
dissipation can be reduced considerably. In addition to power savings, V DD
scaling mitigates the transient current, hence lowering the notorious ground
bounce noise (Ldi/dt). This also helps to improve the performance of sensi-
4
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tive analog circuits on the chip, such as the delay-lock loop (DLL), which is
crucial for the correct functioning of complex digital circuits.
In the techniques listed in Table 1.1, multiple supply voltages (MSV), dy-
namic voltage scaling (DVS), and dynamic voltage-frequency scaling (DVFS)
are three means of voltage scaling. MSV is a static approach, which provides
diﬀerent supply voltages to diﬀerent power domains. DVS and DVFS are two
adaptive approaches. Both of them exploit the variation in processor utiliza-
tion: lowering the frequency and voltage when the processor is lightly loaded,
and running at maximum frequency and voltage when the processor is heavily
executing. They have been widely deployed for commercial microprocessors,
achieving signiﬁcant power savings [4,5,6,7,8].
1.2 Practical Limitation of Voltage Scaling
For applications requiring ultra-low energy dissipation, such as wireless motes,
sensor networks [10] , in-vivo biomedicine (such as hearing aids, pace-makers,
implantable device) [11] and wrist-watch computation [12] , the techniques in
Table 1.1 are not powerful enough. Table 1.2 lists some more biomedical and
sensor applications that fall in this category. For each application, the asso-
ciated sampling rates (in Hz) and the sample precision (in bits per sample)
are also listed. Ideally, these applications should be self-powered, relying on
scavenging energy from the environment, or at least be sustained by a small
battery for tens of years. Such a stringent energy budget constrains the total
system computation power to less than a hundred microwatts, which poses a
great challenge to modern CMOS digital design.
5
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Unlike analog circuit design where lowering the supply voltage to the sub-
threshold region is generally avoided because of the low values of the driving
currents and the exceedingly large noise, CMOS digital logic gates can work
seamlessly from full V DD to well below the threshold voltage V T . Theoreti-
cally, operating digital circuits in the near/sub-threshold region (V GS<V T )
can help obtaining huge energy savings. Therefore, sub-threshold techniques
provide a potential solution for the ultra-low energy applications. They may
also be applicable to applications with bursty characteristics, e.g., micropro-
cessors which infrequently require high performance and most of the time it
only makes sense to have a near-standby mode [13] [14] .
However, the design rules provided by foundries normally set 2/3 of the full
V DD as the lower bound for V DD scaling in deep sub-micron processes. Tak-
ing the Samsung's DVFS Design Technology [9] and the TSMC design rule as
examples, the constraint of V DD for digital circuits designed in CMOS 65nm
Standard V T Process is in the 0.8V ∼ 1.2V range. The reasoning behind the
lower constraint is twofold. First, as V DD scales, the driving capability of
transistors reduces accordingly. Because most electronic consumer applica-
tions need operating frequencies in the range of tens of MHz to reach certain
throughput, which might not be fulﬁlled with aggressive V DD scaling, 2/3
V DD is tested to be a safe lower bound. Second, digital circuits become par-
ticularly sensitive to process variations when V DD scales below 2/3 V DD.
Process variations are likely to cause malfunctioning, and both the timing
yield and functional yield tremendously decrease. As a result, 2/3 V DD is
generally chosen to maintain adequate margin to prevent high yield loss and
to keep quality to the industry standard. Obviously, this limitation has pre-
6
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Table 1.2: Biomedical and sensor applications
Application Sample rate (in Hz) Sample precision (in bits)
Body temperature 0.1 ∼ 1 8
Heart rate 0.8 ∼ 3.2 1
Blood pressure 50 ∼ 100 8
EEG 100 ∼ 200 16
EOG 100 ∼ 200 16
ECG 100 ∼ 250 8
Breathing sounds 100 ∼ 5K 8
EMG 100 ∼ 5K 8
Audio (hearing aids) 15 ∼ 44K 16
Ambient light level 0.017 ∼ 1 16
Atmospheric temperature 0.017 ∼ 1 16
Ambient noise level 0.017 ∼ 1 16
Barometric pressure 0.017 ∼ 1 8
Wind direction 0.2 ∼ 100 8
Seismic vibration 1 ∼ 10 8
Engine temperature 100 ∼ 150 16
Engine pressure 100 ∼ 150 16
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vented further power/energy reduction from voltage scaling. To safely evade
this limitation and to enable wide range voltage scaling from the nominal
supply to the near/sub threshold region is a goal to be achieved in this work.
1.3 Related Sub-threshold Work
In recent years, some design techniques for operating digital circuits in the
sub-threshold region (V GS<V T ) have been explored. Table 1.3 summarizes
and categorizes the existing energy-eﬃcient techniques that take advantage
of sub-threshold operation. Most of these works are from the M.I.T sub-
threshold circuit group headed by Professor Anantha Chandrakasan, in asso-
ciation with Texas Instruments. As can be seen from Table 1.3, the existing
sub-threshold works span many diﬀerent levels of abstraction. On the sys-
tem level, some research has been done to model the characteristics of sub-
threshold circuits, including current, delay, energy, variations, etc. Based on
these models, the performance of a given sub-threshold system, the optimal
energy point and the possible energy savings can be obtained. On the physical
level, researchers have made eﬀort to develop circuit styles for logic that can
operate in the sub-threshold. The authors in [19] provide a closed-form solu-
tion for sizing transistors in a stack and introduce a new logical eﬀort suitable
to sub-threshold design. Traditional logic families like domino [60], pass tran-
sistor logic, pseudo nMOS [61] have also been considered for their usefulness
in sub-threshold regime. In addition, sub-threshold on-chip SRAM architec-
tures and circuits have been explored, as later it is found that SRAMs were
the energy consumption bottleneck for micro-processors at ultra-low voltages.
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Some very interesting prototype chips which function in the sub-threshold,
have been presented. Among these chips, the most famous are the 180mV
FFT processor in 180nm CMOS process designed by Alice Wang in 2004 [33]
[34] . This is the ﬁrst digital processor working in the sub-threshold. Ben
Calhoun had designed the 256kb 10-T dual port SRAM in 65nm CMOS pro-
cess [24] . It had been improved to 8-T dual port SRAM by Naveen Verma in
2007 [29] [30] . A sensor node processor having both sub-threshold logic and
SRAMs is presented by University of Michigan [31][32]. It claims the highest
energy savings. Recently, M.I.T group and Texas Instruments had jointly
announced the newest sub-threshold MSP430 DSP processor with integrated
DC-DC [38] [39] .
It is also worth mentioning some eﬀort that has been made to create the
perfect transistor for sub-threshold operation. Optimized MOSFET [62]
[63] , SOI MOSFET [64] [65] , double gated MOSFET [66] may gain increasing
popularity for their usage in sub-threshold design. SOI MOSFETs have much
steeper subthreshold slope and more resistance to short-channel eﬀects. [66]
proposed to use double gated MOSFET in sub-threshold due to its steep
subthreshold slope and a small gate capacitance. In addition, MTCMOS,
VTCMOS, dual/multiple V T partitioning are also claimed to beneﬁt sub-
threshold design.
However, the downsides of these existing works are still the considerable
performance loss at ultra-low supply voltages and yield loss due to the eﬀects
of process variations.
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Table 1.3: Summary of existing sub-threshold work
Category Existing sub-threshold work
Sub-threshold modeling
[15] [16] [17] [18] : built up the analytical models
for sub-threshold current, delay, energy and vari-
ations
Sub-threshold logic design [19] [20] [21] [22] [60] [61] : explored sub-threshold
logic cells
Sub-threshold memory
[23] [24] : 256kb 10-T dual-port SRAM in 65nm
CMOS
[25] : 512×13b dual-port SRAM in 180nm CMOS
[26] : 480kb 6-T dual-port SRAM in 130nm
CMOS
[27] [28] : 2kb 6-T single-port SRAM in 130nm
CMOS
[29] [30] : 256kb 8-T dual-port SRAM in 65nm
CMOS
Sub-threshold processors
[31] [32] : 2.6pJ/inst 3-stage pipelined sensor node
processor in 130nm CMOS
[33] [34] : 180mV FFT processor in 180nm CMOS
[35] [36] : 0.4V UWB baseband processor in 65nm
CMOS
[37] : 85mV 40nW 8×8 FIR ﬁlter in 130nm CMOS
[38] [39] : 2-stage pipelined micro-controller with
embedded SRAM and DC-DC converter in 65nm
CMOS
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1.4 Contributions of This Work
The major contributions of this work include:
Figure 1.1: Applicable throughput range of this work and other work
• Although operating in the sub-threshold renders huge energy savings, it
is believed only suitable for low-speed applications because the drivabil-
ity is very small. This work explores the possibility to use architecture-
level parallelism to compensate for throughput degradation. Through
eﬃcient parallelism, sub/near threshold techniques are extended to low-
energy and medium throughput applications, such as mobile image pro-
cessing. Figure 1.1 shows the applicable throughput range of this work
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and the other work.
• Little attention has been given in previous art to the sub/near threshold
circuit's yield. This work makes an eﬀort to increase the reliability
of sub/near threshold circuits. We propose a novel, conﬁgurable V T
balancer to balance the V T between nMOS and pMOS transistors. Our
V T balancer helps increasing both the functional yield and timing yield.
• In addition to the V T balancer, other sub-threshold physical level ap-
proaches including transistor sizing, utilizing parallel transistor V T mis-
match to improve drivability, selecting reliable library cells for logic
synthesis, turning ratioed logic into non-ratioed logic, and level shifter
design, are addressed in this thesis.
• To estimate noise margins, minimum functional supply voltage, as well
as the functional yield in the sub-threshold, this work proposes a fast,
accurate and statistical method based on Aﬃne Arithmetic (AA). This
method has an accuracy of 98.5% w.r.t. to transistor-level Monte Carlo
simulations, but the running time is much shorter.
• SubJPEG, a state-of-the-art ultra-low energy multi-standard JPEG en-
coder co-processor is designed and implemented to demonstrate these
ideas. This 1.4×1.4mm2 8-bit resolution DMA based co-processor chip
is fabricated with TSMC 65nm 7-layer standard V T CMOS process.
It contains 4 parallel DCT-Quantization engines, 2 voltage domains
and 3 clock domains. For DCT and quantization operation, this co-
processor dissipates only 0.75pJ energy per single engine in one clock
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cycle, when using a 0.4V power supply at the maximum 2.5MHz in the
sub-threshold mode, which leads to 8.3× energy reduction compared to
using the 1.2V nominal supply. In the near-threshold mode the engines
can operate with 4.5MHz frequency at 0.45V, with 1.1pJ energy per
engine in one cycle. The overall system throughput then still meets
640×480 15fps VGA compression requirement. By further increasing
the supply voltage, the prototype chip can satisfy multi-standard image
encoding. To our best knowledge, SubJPEG is the largest, sub/near
threshold system so far.
1.5 Thesis Organization
This thesis is organized into ﬁve chapters. Chapter 1 presents the background
of voltage scaling, reviews the related previous art about sub-threshold tech-
niques and states the contributions that have been made by this thesis. In
Chapter 2, many aspects of a sub-threshold system modeling, including cur-
rent, delay, energy, variability and optimum V DD are analyzed. The feasi-
bility to compensate for throughput degradation by using architecture-level
parallelism is also explored. An EDA approach for fast noise margin estima-
tion for deep sub-threshold combinational circuits is introduced at the end
of this chapter. Chapter 3 presents the physical level eﬀort we have made to
improve sub-threshold circuit's yield. In Chapter 4, the design of SubJPEG
prototype chip is presented in detail. Finally, the conclusions, future work





o quickly analyze the performance of a sub-threshold system, in this
chapter we present the sub-threshold modeling, including current, de-
lay, energy and variability. The optimum V DD, at which the energy per oper-
ation is the lowest, is analyzed. The feasibility to compensate for throughput
degradation by using architecture-level parallelism is also discussed. Finally,
an EDA approach for fast sub-threshold noise margin estimation is intro-
duced.
2.1 Sub-threshold Modeling
2.1.1 Sub-threshold Current Model
Sub-threshold design exploits leakage current as the driving current. We
should ﬁrst understand where the leakages come from. Figure 2.1 illustrates




Figure 2.1: Sources of leakage current
a) pn Junction Reverse Bias Current ( I1 )
A reverse bias pn junction leakage involves two key components. One is
minority carrier diﬀusion/drift near the edge of depletion region and the other
is due to electron-hole pair generation in the depletion region of the reverse
bias junction. I1 is a non-signiﬁcant contributor to total leakage current.
b) Sub-threshold Leakage ( I2 )
Sub-threshold conduction current between source and drain in a MOS tran-
sistor occurs when gate voltage is below V T . Sub-threshold conduction is
dominated by the diﬀusion current. The carriers move by diﬀusion along
the surface. Weak inversion conduction dominates modern device oﬀ state
leakage, especially when low V T processes are used.
c) Drain -Induced Barrier Lowering - DIBL ( I3 )
In a short-channel device, the source-drain potential has a strong eﬀect on the
band bending over a signiﬁcant portion of the device. As a result, the thresh-
old voltage and consequently the sub-threshold current of short-channel device
vary with the drain bias. The barrier of a short-channel device reduces along
with the increase of drain voltage, which causes a lower threshold voltage
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and a higher sub-threshold current. This eﬀect is referred as DrainInduced
Barrier Lowering (DIBL).
d) Gate -Induced Drain Leakage - GIDL ( I4 )
GateInduced Drain Leakage (GIDL) is due to high ﬁeld eﬀect in the drain
junction of MOS transistor. When the gate is biased to cause an accumulation
layer at the silicon surface, the silicon surface under the gate has almost the
same potential as the p-type substrate.
e) Punch Through ( I5 )
Punch-through occurs when drain and source depletion regions approach each
other and electrically touch in the channel. Punch-through is a space-charge
condition that allows channel current to exit deep in the sub-gate region.
f) Narrow Width Eﬀect ( I6 )
Transistor V T in non-trench isolated technologies increases for geometric gate
widths on the order of 0.5µm. No narrow width eﬀect is observed when
transistor sizes exceed signiﬁcantly 0.5µm.
g) Gate Oxide Tunneling ( I7 )
Reduction of gate oxide thickness results in increase in ﬁeld across the oxide.
The high electric ﬁeld coupled with low oxide thickness results in tunneling
of electrons from substrate to gate and from gate to substrate through gate
oxide, resulting in gate oxide tunneling current. Gate oxide tunneling current
could surpass weak inversion and DIBL as a dominant leakage in the future
as oxide get thin enough.
h) Hot Carrier Injection ( I8 )
In a short channel transistor, because of high electric ﬁeld near the Si/SiO2
interface, electrons and holes can gain suﬃcient energy from the electric ﬁeld
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to cross the interface potential barrier, and enter into the oxide layer. This
eﬀect is known as hot carrier injection.
Among the leakage currents, sub-threshold leakage (I2) and DIBL (I3)
are the source of leakage used as driving current in the sub-threshold design.





nU (1− e−VDSU ) (VGS < VT )
WKI0(VGS − VT )β (VGS ≥ VT )
(2.1)
where K is a constant intrinsic to the process, β is the velocity saturation
eﬀect factor, n is the sub-threshold swing factor, η is the DIBL coeﬃcient,
W is the transistor width. U is the so-called thermal voltage kT/q , which is
around 26mV at room temperature. I0 is the zero-threshold leakage current
for a unit width transistor. Typical values for the parameters in a 65nm
Standard V T CMOS process are given in Table 2.1. Please note the slight
discontinuity at VGS=VT in the model. Equation (2.1) clearly indicates a
super-linear decrease of sub-threshold driving current due to V DD scaling,
since VGS is often considered approximately equal to VDD in analysis.
Table 2.1: Parameters for 65nm CMOS SVT process
n η γ V T
1.37 0.03 0.33 0.41
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Although the current model in equation (2.1) is well-known for its sim-
plicity for back-of-the-envelope mathematic manipulations, we found it in-
adequate to capture device characteristics for very deep submicron CMOS
technology. This model has two problems: 1) in the sub-threshold region, the
current's absolute value is not very accurate. 2) It is unfavorable at the tran-
sregional part, from the sub-threshold to near-threshold. These drawbacks
can be seen from Figure 2.2. Similar problems have also been observed by
the MIT group [17] . To keep the simplicity but improve the accuracy, we





nU (1− e−VDSU ) (VGS < VT + k1)
WKI0(VGS − VT )β (VGS ≥ VT + k1)
(2.2)
where k1 is a constant parameter obtained with a LevenbergMarquardt
algorithm (LMA) through curve ﬁtting. If we deﬁne
V ′T = VT + k1 (2.3)







nU (1− e−VDSU ) (VGS < V ′T )
WKI0(VGS − VT )β (VGS ≥ V ′T )
(2.4)
Figure 2.2 also compares this calibrated transistor current model with a
SPICE simulation model for an nMOSFET in a CMOS 65nm Low Power
Standard VT (LP−SVT ) technology. As shown, the model provides very good
accuracy with respect to the SPICE simulation. The largest deviation occurs
when V DD is in the vicinity of V
′
T , which is about 0.48V in our case.
The actual value of driving current is not to our interest. We are inter-
ested in the current scaling factor, which is needed to estimate circuit's per-
formance at an ultra low V DD based on our measurement results at nominal
V DD. Note that although changing the aspect-ratio of the nMOS transistor
may result in diﬀerent driving currents, it will not aﬀect the scaling factor.
Considering that the pMOS transistors in logic gates are normally carefully
sized to have a symmetric characteristic with their nMOS counterparts, it is
reasonable to assume pMOS transistors have the same scaling factor with the
nMOS transistors. With the calibred model, we alleviate the discontinuity at
transregion hence making the estimation quicker and easier.
In super-threshold design, the supply voltage V DD, the geometric Leff
and the threshold V T , are the major variability sources. It is necessary to in-
vestigate how each of them contribute to the total current variation in the sub-
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threshold. We take an nMOS transistor whose aspect ratio is 0.4µm/0.065µm,
and connect its gate to V DD1 and its drain to V DD2, respectively. Its bulk
and source are connected to GND, as shown in Figure 2.3. We assume that
V DD1=0.9V DD2 and V DD2= V DD. The parameters that are varied to com-
pute the envelope are Leff (±5% variation), V T (±10% variation) and V DD2
(±10% variation). In Figure 2.4 the sensitivity ∆ID/ID arising from each
diﬀerent variability source is normalized to that arising from all variability
sources at V DD =200mV. It is clear that threshold voltage variation is the
dominant criminal for sub-threshold current variation due to its exponential
correlation, and therefore becomes our major enemy. In contrast, the other
two variation sources have relatively small impact, which can be mitigated
by designing with narrow margins. Although the absolute value and shares
of the variability sources could change for diﬀerent parameter settings, this
conclusion still hold true.
Figure 2.3: Illustration of the simulated transistor
2.1.2 Sub-threshold Propagation Delay Model
To model the sub-threshold propagation delay, we assume C load the load
capacitance of a FO4 inverter and Id the average driving current of a FO4 in-
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Figure 2.4: Normalized driving current variability arising from diﬀerent variation
sources
verter. Ld is the logic depth which represents how many inverters are chained
to mimic the critical path delay. The propagation delay of a characteristic
inverter T g can be derived as
Tg = CloadVDD/Id (2.5)
and the critical path delay is
Tcp = LdTg (2.6)







2.1.3 Sub-threshold Energy Model
Instead of using power as the metric, we use energy-per-operation (EPO) in
our study since it is the real metric to battery life. Dynamic energy and
leakage energy are the two major sources of energy dissipation in CMOS
digital circuits. The dynamic energy per operation is
Edynamic = αCV 2DD (2.8)
where α is the average switching activity factor of all the output nodes, C
is the total capacitance of all the output nodes, V DD is the supply voltage.
The oﬀ-state leakage current Il of a digital block is dominated by the
zero sub-threshold leakage [40] . Il can be modeled by letting V GS=0 and
V DS=V DD in equation (2.2) , i.e.
Il = WI0e
(−V ′T−γVSB+ηVDD)
nU (1− e−VDDU ) (2.9)
Thus, the leakage energy per operation can be obtained as
Eleakage = IlVDDTc (2.10)
where T c is the operating cycle time. The total EPO of a digital circuit
is
EPO = Edynamic + Eleakage = αCV 2DD + IlVDDTc (2.11)
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2.2 Optimum Energy-per-Operation (EPO)
Above analysis shows that, as voltage scales, the dynamic energy reduces.
However, because of the increased delay, the leakage energy increases. There-
fore, whether the total EPO increases or decreases is uncertain. In fact, there
is an optimum-energy supply voltage point, operating at which oﬀers the best
EPO. Theoretically, this point can be solved by
∂EPO/∂VDD = 0 (2.12)
This optimum voltage point can also be obtained experimentally. Let us
introduce a baseline processor which is based on [55] from NXP. This real
million-gate baseline processor is fabricated in a CMOS 65nm Low Power
Standard V T (LP-SV T ) technology. The average switching activity factor
α is 0.12, the total switching capacitance for the entire block is 4.9nF, the
nominal V DD is 1.2V, average V T of pMOS and nMOS is 0.41V, oﬀ-state
leakage Il is 648µA and Ld = 24. This baseline processor is supposed to
run at its maximum speed, i.e., T c=T cp. Figure 2.5 shows how the dynamic,
leakage and total energy of the baseline processor vary when V DD scales.
The simulated optimal V DD point V opt is indicated. Since nowadays high
V T (HV T ) processes are a popular option for low power digital design, a
simulation has also been carried for the same block implemented through a
HV T process. Figure 2.6 compares the total energy per operation for SV T
and HV T processes. The behavior of these curves is similar.
As indicated by Figure 2.5 and Figure 2.6, the optimal energy operating
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supply voltage V opt is in the sub-threshold region. Further lowering V DD
below V opt does not yield any additional energy beneﬁts. We also analyzed
some other circuits, and found that their V opt is normally greater than 0.3V.
This suggests not scaling the V DD to the very deep sub-threshold level but
to stay at the weak sub-threshold or near threshold region. In fact, only for
a digital block with extremely high switching density, there is a need to scale
its V DD into very deep sub-threshold region. In addition, we observe that
using the HV T process raises the EPO with 13% as compared to the SV T
process. Therefore, the SV T process is selected for our research.
Figure 2.5: Dynamic/Leakage/Total energy per operation and the optimal VDD in
SVT process
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Figure 2.6: Total EPO and the optimal VDD points for SVT and HVT process
2.3 Parallelism for Fixed Throughput
The circuit throughput degrades when V DD scales. To maintain a ﬁxed
throughput, parallel processing units can be used. We assume that the
computation tasks of individual units are independent, meaning that no
performance penalty due to data or control dependencies is incurred from
parallelism. This assumption is largely suitable for applications such as
sound/graphic and other streaming processing, though there are still some
sequential parts. Ideally, for a ﬁxed V DD, the degree of parallelism does
not aﬀect the EPO whereas a larger throughput can be obtained simply by
using more parallelized units. However, in reality the multiplexer and de-
multiplexer circuits also contribute to increased overhead in the EPO. To
take this overhead into account, the area and timing are approximated in
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equations (2.13) ,(2.14) , and (2.15) ,
Area = Areabaseline ×Mp (2.13)
Toverhead = log2M × FO4 (2.14)
Tc = Tbaseline + Toverhead (2.15)
where M is the associated degree of parallelism, and ρ is the area growth
factor which indicates that the circuit area grows super-linearly with M . In
our simulation, we choose ρ=1.1 [56] . Referring to equation (2.11), the area
overhead aﬀects C and Il, while the timing overhead aﬀects T c.
Figure 2.7 shows the normalized EPO for diﬀerent values of V DD, with
the same throughput as that of the baseline processor operating at the nomi-
nal 1.2V supply voltage. The necessary degrees of parallelism for a few V DD
points are annotated in the plot. As shown, compared to operating at the
1.2V nominal V DD, we could obtain 5×, 4×, 3× EPO reduction when V DD
is at 0.4V, 0.5V, 0.6V, respectively. At ﬁrst glance it is unwelcome to see
the associated 245, 31 and 12 parallel widths, which implies an impossibly
large silicon area. In addition, the larger the circuit's area, the more likely
are defects, and so will fail to achieve commercially viable yields. However,
it should be noted that in the analysis we assume the baseline processor is
operating at its maximum speed, which is about 300MHz. For some con-
sumer electronic applications which only need up to a few tens of MHz, the
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associated parallel width can become much smaller and thus more aﬀordable.
For applications that only run at KHz∼MHz range frequencies, such as sensor
networks, biomedical instrumentations and audio processors, operating at the
V opt is possible and there is not even a need to use parallel paths.
Figure 2.7: Normalized EPO at diﬀerent VDD for the same throughput
2.4 Noise Margin Estimation for Sub-threshold Com-
binational Circuits
In a digital circuit, the noise margin is the amount by which the signal exceeds
the threshold for a proper 0 or 1. The theoretical deﬁnition of noise
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margin is V IL-V OL and V OH -V IH . The V OL, V OH are output of stage M ,
the V IL, V IH are input of stage M + 1. In industry, while this deﬁnition
is widely used in memory design [23]-[30], a more strict deﬁnition is adopted
for circuits based on standard cells. That is, a digital circuit's output might
be designed to swing between 0.0 and V DD, with anything below V OLmax,
e.g. 10%V DD, considered a 0, and anything above V OHmin, e.g. 90%V DD
considered a 1. In this case, the noise margin for a 0 would be the amount
that a signal is below 10%V DD, and the noise margin for a 1 would be the
amount by which a signal exceeds 90%V DD. This deﬁnition guarantees the
output's 0 or 1 intervals to be as large as possible, regardless of V IL and
V IH of the next cascaded circuit. This deﬁniton helps achieve very high
robustness and insensitivity to noise disturbances. It is used throughout this
thesis.
When designs are moving from the super-threshold to the sub-threshold
domain, the eﬀective-to-idle current ratio (Ieff/Iidle) diminishes rapidly. Ac-
cordingly, the the interval between V OH and V OL, is reduced. This may
lead to a failure of the decoding logic values. Manufacturing variability fur-
ther worsens circuit robustness. Therefore, guaranteeing suﬃcient output
noise margins becomes a unique and important issue for sub-threshold de-
signs. Targeting at a ﬁxed V DD, prior art [19] -[22] relies on device sizing
as a means of ensuring enough noise margins for individual cells. This is
because larger devices reduce the V T mismatch [47] . This methodology ne-
glects correlations between gates and results in a pessimistic estimation of the
output's noise margin. For instance, a gate that outputs higher V OL (lower
V OH) can tolerate higher V IL (lower V IH) from its preceding gate. Ignor-
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ing inter-cell correlations results in an overestimation of the minimum V DD
and device sizes, thus an increase of power/energy consumption. It would be
also convenient for the designers to know the minimum functional V DD in
the design time. Unfortunately, nowadays this information is obtained only
through post-silicon testing, such as the 180mV FFT processor [33] [34] and
the 85mV FIR ﬁlter [37] , etc.
Theoretically, using Monte-Carlo DC simulations to extract the noise mar-
gin can solve these problems. Based on the extracted noise margin informa-
tion, the designer can improve the robustness of the circuitry by means of
gate resizing, buﬀer insertion, logic restructuring, etc. It also helps to esti-
mate the minimum functional V DD. In this way, the imposed additional area
and power overhead are prevented. However, this is at the cost of a much
longer design time. Usually, the design ﬂow requires multiple iterations be-
tween noise margin extraction and circuit tuning. In our experience, spending
tens of hours to extract the noise margins of a benchmark circuit composed
of only thousands of logic gates is quite common. Therefore, exploring an
approach that can promptly estimate the noise margin, minimum functional
V DD and the functional yield for a given circuit, taking into consideration the
impact of process variations and inter-cell correlations, is of great importance.
This section introduces a novel noise margin extraction methodology for
sub-threshold combinational circuits. Our methodology has the following fea-
tures. First, instead of performing slow transistor-level DC simulations, we
propose a fast gate-level noise margin modeling approach based on a new
equivalent resistance model. We use curve-ﬁtting to calibrate our model, so
that the estimation results can perfectly match the results simulated from
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transistor level DC simulations. In analogy to the Elmore delay model for
timing analysis, the gate-level model renders reasonably good accuracy, but
is computationally much more eﬃcient compared to its transistor-level coun-
terpart. Second, we introduce the Aﬃne Arithmetic (AA) approach to sym-
bolically traverse the whole circuit from its inputs to outputs. Applying AA
helps to model correlations of noise margins among cells. Besides, as the noise
margins of the ﬁnal outputs are expressed in the aﬃne form, their statistical
spread can be extracted. In this way, the minimum functional V DD, as well
as the functional yield of a circuit can be estimated. Our approach iterates
only once per input vector, hence the running time can be reduced by several
orders compared to the MC simulation. Experimental results show that our
approach has 98.5% accuracy using MC simulations as a reference, but can
reduce the running time by several orders of magnitude.
2.4.1 Estimating gate noise margin with rectiﬁed equivalent
resistance model
As aforementioned, we ﬁrst propose a gate-level noise margin model and show
how to calibrate it to improve the estimation accuracy. Recall the models of




nU (1− e−VDSU ) (2.16)
IpMOS = I0pe
−(VGS−V ′Tp+ηVDS−γVSB)
nU (1− eVDSU ) (2.17)
Conventionally, to model a logic gate, the transistors which are oﬀ as per-
fect switches, and transistors which are on as resistive loads. This model works
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perfectly in the super-threshold region where Ieff/Iidle is quite large. How-
ever, in the sub-threshold the Ieff/Iidle is small so that the oﬀ-transistors can
no longer be modeled as perfect switches. In other words, the sub-threshold
logic becomes a ratioed logic. Since in the super-threshold, a ratioed logic
can be modeled by equivalent resistance model. To estimate the noise mar-
gin of a cell at gate-level, we extend the equivalent resistance model into the
DC analysis in the sub-threshold region. The resistance is the derivative of
the drain-to-source voltage V DS , with respect to the drain-to-source current,
at the DC point V DS = 0. Ignoring for the moment body eﬀects, we can







A typical digital cell consists of a p-section with a common node tied to an
n-section (see Figure 2.8(a)). Let us start the analysis with a CMOS inverter
(Figure 2.8(b)). Its equivalent resistance model is shown in Figure 2.8(c).
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Figure 2.8: (a) Cell schematic (b) Inverter (c) Equivalent model








The above analysis may have lost validity as we neglected the body ef-
fect and assumed I0n = I0p. To ﬁx the accuracy, we intentionally insert a








where λ is a curve-ﬁtting parameter, which can be extracted through non-
linear least square curve-ﬁtting from actual simulated results. λ varies when
nMOS and pMOS transistor sizes change. It also varies with diﬀerent op-
erating conditions. Figure 2.9 gives the noise margin estimated by the Ca-
dence Spectre Simulator and from Equation (2.23) , for an inverter with
Wp/Wn=0.28µm/0.2µm in 65nm CMOS process under typical technology
33
2.4. Noise Margin Estimation for Sub-threshold Combinational
Circuits
(TT) when V DD is swept in the sub-threshold region. By textbook deﬁni-
tion, the V OL and V OH are the two operational points of the inverter where
d(Vout)/d(Vin) = −1. The V OL and V OH referred by this work are the steady
high and low voltage output values, which are slightly diﬀerent from the text-
book deﬁnition values (Figure 2.10). Please note that the vertical axes in
Figure 2.9 have diﬀerent scales for each plot. As shown, both results per-
fectly match each other after curve-ﬁtting.
Next, we show how to incorporate process variations in our model. It is
already shown in Section 2.1 that V T variation is the dominant malefactor
for the sub-threshold noise margin due to its exponential correlation with the
sub-threshold current. The V T mismatch of paired transistors also causes
a wide range of sub-threshold current shifts [41] . In our model, the V T
variation is reﬂected on the variation of x. As V Tn and V Tp are normally
distributed, x is also normally distributed, i.e., x ∼N(µx,σx2). Parameters
µx and σx are primarily dependent on the size of the transistors, and can
also be characterized through transistor level simulations. Figure 2.11 shows
the 3σ range of V OL and V OH obtained from Cadence Spectre Simulator and
from our model. Once again, the results simulated from the transistor level
model and our new model perfectly coincide. An observation from the two
plots is that the variation of V OH is much larger than that of V OL due to the
fact that the nMOS transistor can be much leakier than the pMOS transistor.
A similar analysis can be carried out for other static digital gates. For
an N -input gate, we found that its output voltage can be approximately
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Figure 2.9: Noise margin generated from Spectre Simulator vs from Equation 2.23
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Figure 2.10: Noise margin by deﬁnition and by this work
expressed as a function,
Vout = f(Vin, X, VDD) (2.24)
where V in denotes the set ofN inputs' voltages, andX is the set that contains
N normally distributed variables corresponding to the diﬀerent inputs. For
example, the output voltages of an N -input NAND and an N -input NOR





















where Vin_i is the voltage of the i
th input and Vin_i ∈ Vin, Xi relates to the
V T values of a pair of nMOS and pMOS transistors which have the same
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Figure 2.11: 3σ range of noise margin generated from Spectre Simulator vs from
Equation 2.23
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input, and Xi ∈ X, and Xi ∼ N(µxi , σ2xi). λi is the ith ﬁtted parameter. The
noise margin model for each type of gate, including the pre-characterized
constants µxi , σxi , λi(∀i), can be embedded in a library ﬁle of the EDA tool.
Estimating the cell's noise margin with its equivalent resistance model
renders reasonably good accuracy, and provides a much simpler expression
when compared to the transistor-level model. The new noise margin model
performs well at the gate-level, and avoids the need for solving a transistor-
level matrix, hence tremendously reduces the computation intensity for the
EDA software. However, if the statistical noise margins at the outputs are to
be extracted, Monte-Carlo DC analysis is still needed. To totally eliminate
using Monte-Carlo simulations, we introduce the Aﬃne Arithmetic model for
eﬃcient computation and propagation of noise margins.
2.4.2 Estimating statistical output noise margin with aﬃne
arithmetic model
The Aﬃne Arithmetic (AA) model is used for example in bit-width estimation
and probabilistic error analysis ([42] -[45] ). In the AA model, an uncertain
variable x is expressed as




where C0 is the central value of the aﬃne form of x, i is an independent
noise symbol multiplied by its corresponding coeﬃcient Ci. All noise symbols
denote independent and identically-distributed variables. AA is very suitable
for symbolic propagation. This is because if the operands are in AA form, the
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results of the arithmetic operations, such as addition, subtraction, multiplica-
tion, are also in AA form. Furthermore, AA is capable of carrying correlation
information. Along a propagation path, one noise symbol i may contribute
to the uncertainties of two or more variables. When these variables are com-
bined, the uncertainties may also be combined so that their correlations are
taken into consideration. This property is especially useful for our case. As
shown in Figure 2.12, the variation term i in the noise margin expression
at the output of INV1, will re-converge at the inputs of NAND1, and will
proceed to the output of NAND1. In this way, the ﬁnal results can be more
accurately estimated.
Figure 2.12: Noise margin uncertainty propagation with AA model
Figure 2.13 shows the statistical noise margin estimation ﬂowchart of this
work. The new approach takes 3 steps:
1. Model Instantiation and AA form Initialization
Given the synthesized gate-level netlist, we instantiate each gate with
the noise margin model described in Section 2.4.1. Each parameter in X is
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Figure 2.13: Noise margin estimation ﬂowchart
initialized and stored in AA form, i.e.
Xi,k = X0i,k + Ci,kεi,k (2.28)
where Xi,k denotes the i
th variable in the set X of the kth gate. εi,k is a
unique and independent noise symbol associated with that variable and εi,k ∼
N(0, 1).
2. Symbolical Calculation and Propagation
For each input-vector, the program traverses the whole circuit from the
inputs to the outputs in the forward direction, such that the voltage of each
edge in the graph is annotated with a calculation result expressed in AA
form. However, symbolic propagation would cause a range explosion when
encountering special functions such as exponential and/or power functions,
resulting in diﬃculty to maintain AA propagation. We solve this problem by
approximating (2.24) linearly using a ﬁrst order Taylor expansion, so that the
40
2.4. Noise Margin Estimation for Sub-threshold Combinational
Circuits
output voltage of each gate is expressed as







whereVout,0,[∂f/∂Vin_i]0,[∂f/∂Xi]0 are the values calculated at the central
values of the variables in the V in and Xsets of that gate.
It is reasonable to ask whether the approximation of function f by ﬁrst-
order Taylor expansion is valid. [67] had proven that, when process param-
eters (in our case the ∆Vin_i and ∆Xi) have relatively small variations, the
ﬁrst-order Taylor expansion is adequate and the approximation is acceptable
with little loss of accuracy. This is generally true of intra-die variations, where
the process parameter variations are relatively small in comparison with the
nominal values. For this reason, ﬁrst-order Taylor expansion is now widely
used in timing, leakage and other analysis under process variations in modern
EDA tools.
3. Output Noise Margin Estimation
After calculation and propagation, the voltage at the output (s) of a circuit
can be expressed as (2.30) ,




Recall that each εi,k in (2.30) is an independent noise symbol and εi,k ∼
N(0, 1). ηi,k is the corresponding accumulated coeﬃcient. According to prob-
ability theory, the sum of these independent normally distributed terms is also
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Table 2.2: Estimated statistical noise margin from Cadence Spectre Monte-Carlo
DC simulation and the new approach
Bench
Sim
150mV 180mV 210mV RunningTime
-mark V OL' V OH ' V OL' V OH ' V OL' V OH ' /InputVector
C880
MC 2.4% 84.6% 1.2% 92.2% 0.3% 96.2% > 10 hours
New 2.9% 85.4% 1.1% 93.7% 0.4% 97.4% 0.08sec





Therefore, the mean value and variance of the output voltage can be easily
obtained such that the statistical output noise margin can be estimated.
2.4.3 Experimental results
To prove the strength of our methodology, experiments have been conducted
using the ISCAS combinational benchmark circuits. All simulations were
performed for a CMOS 65nm Standard V T (SV T ) technology from NXP. The
benchmark circuits are synthesized to netlists with minimum size logic gates.
We do not use gates that have more than 4 stacked transistors or 4 paralleled
transistors, as sub-threshold design seldom exploits these gates due to severe
robustness degradation [please refer to Chapter 3]. Our new approach was
implemented in C++, and ran on a PC with Intel Pentium 1.86GHz and 1G
RAM. To validate the new model, we performed transistor-level DC Monte-
Carlo simulations for benchmark C880, and compared the results with those
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from our approach. The MC simulation was carried out with Cadence Spectre
Simulator running on a HP UNIX server. The simulations ran for 2000 trials.
Table 2.2 gives the simulation results. Here, V OL' (V OH ') is deﬁned as the
maximum (minimum) value among all the outputs' 3σ values of V OL (V OH),
normalized w.r.t. V DD. As shown, our approach can predict the output noise
margin with less than 1.5% deviation. However, the transistor-level DC MC
simulation for benchmark C880 required more than 10 hours running time
for one input vector, while the new approach only needed about 0.1 seconds!
Our methodology reduces the design time for the output noise margin of a
circuit by several orders of magnitude.
Table 2.3: Estimated statistical noise margins as % of VDD
Bench 150mV 180mV 210mV
RunningTime
-mark V OL' V OH ' V OL' V OH ' V OL' V OH ' (sec)
C1355
3σ 2.5% 85.0% 1.8% 93.7% 0.3% 97.4%
0.172
6σ 4.1% 73.2% 2.6% 88.8% 0.68% 95.4%
C1908
3σ 2.4% 78.3% 1.7% 92.6% 0.4% 97.2%
0.204
6σ 4.3% 61.1% 2.3% 86.8% 0.7% 95.0%
C2670
3σ 3.0% 83.3% 1.2% 91.3% 0.4% 97.4%
0.484
6σ 8.0% 70.1% 2.0% 86.7% 0.73% 95.0%
C3540
3σ 3.4% 85.1% 1.1% 91.8% 0.4% 97.4%
0.688
6σ 6.2% 73.3% 1.95% 88.4% 0.68% 95.4%
C5315
3σ 3.5% 77.2% 1.1% 92.6% 0.4% 97.2%
1.203
6σ 6.4% 59.4% 1.95% 88.9% 0.73% 95.1%
C6288
3σ 7.1% 78.9% 2.4% 92.7% 0.8% 97.2%
1.422
6σ 13.0% 62.2% 4.38% 86.9% 1.63% 95.0%
C7552
3σ 2.7% 78.4% 1.1% 92.7% 0.4% 97.4%
1.781
6σ 4.8% 61.2% 2.1% 86.8% 0.74% 95.1%
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Table 2.3 gives the 3σ and 6σ statistical noise margins simulated with our
methodology for the remaining ISCAS benchmarks. If targeting at ensuring
suﬃcient noise margin (V OH > 90%V DD and V OL<10%V DD) for each indi-
vidual gate, the required minimum V DD is 220mV. However, observe that at
V DD=180mV, there is also enough 3σ noise margin (V OH > 90%V DD and
V OL<10%V DD) for every output. The overestimation of minimum functional
voltage V DD is thus avoided, as the new approach can precisely estimate the
output noise margins.
Based on the spread of noise margin, we are now able to estimate the
circuit's functional yield for a given V DD. Let us take benchmark C880
at V DD = 180mV as an example. Its V OH and V OL probability density
function (pdf) plots, which are generated with the µ and σ estimated by
our program, are shown in Figure 2.14. By intersecting a 90% V DD line
for V OH and a 10% V DD line for V OL, the desired V OH and V OL ranges
(shadow region) are obtained. Suppose p1 and p2 are the cumulative density
within the acceptable ranges and neglecting the dependency between V OL
and V OH , p=p1p2 is an estimation for the functional yield. In this example,
p is 99.8%. This represents a 2000 ppm loss arising from malfunctioning of
combinational circuits, excluding the timing yield loss. Obviously, it is very
high for industrial design standards.
An interesting observation is that, the noise margin problem only happens
when V DD scales into very deep sub-threshold region, i.e. V DD < 250mV
for circuit in 65nm SV T CMOS. As pointed out in section 2.2, normally
operating a circuit with such a low V DD is not necessary as this V DD has
already fallen below the energy optimal supply voltage V opt. Only for a
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Figure 2.14: Probability density function (pdf) plots for benchmark C880 at VDD
= 180mV
circuit with extremely high switching density, there is a need to go to very
deep sub-threshold. However, it is still very handy for designers to know
quickly the lowest V DD limitation imposed by the noise margin constraint





n this work we make eﬀort on physical level to mitigate the impact of
process variations on the near/sub-threshold design. First, we propose a
novel conﬁgurable V T balancer, which helps improving both the functional
yield and timing yield by balancing the V T of pMOS and nMOS transistors.
In addition, some other approaches including transistor sizing, exploiting par-
allel transistor V T mismatch to improve drivability, selecting reliable library
cells for logic synthesis, turning risky ratioed logic into non-ratioed logic, and
level shifter design, are also discussed in this chapter.
3.1 AdaptiveVT for Process Spread Control in Sub/Near
Threshold
To perform standard cell based logic synthesis for sub-threshold design, tra-
ditional digital cells that are optimized in the super-threshold region need
to be revised. Figure 3.1 (a) illustrates a typical digital cell consisting of a
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p-section with a common node tied to an n-section. We start analyzing the
standard library from a CMOS inverter (see Figure 3.1 (b)).
Figure 3.1: (a) n and p sections (b) CMOS inverter
To function correctly with enough noise margin, the gate must have suf-
ﬁcient high V OH (>αV DD) for pull-up operation and suﬃcient low V OL
(<βV DD) for pull-down operation. α and β are arbitrary limit parameters.
Typical values for α and β are 0.9 and 0.1. Since in the sub-threshold region
the eﬀective drive current Ieff (the eﬀective leakage, also known as active
leakage) and idle current Iidle (the idle leakage) are comparable, the gate
becomes ratioed logic, which demands careful device sizing. Process varia-
tions further magnify the design diﬃculty. For example, at the fast nMOS
slow pMOS corner (FNSP) where the nMOS network is much leakier than
the pMOS network, the pMOS network must be upsized to a large extent to
guarantee a suﬃciently high V OH . However, doing so will result in insuﬃ-
ciently low V OL when facing the fast pMOS slow nMOS corner (SNFP). A
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way to cope with unbalanced process corners is to increase the gate's sup-
ply voltage to increase Ieff/Iidle. A quantitative analysis on the minimum
supply voltage of an inverter is as follows. For simplicity, we assume ∆VTp
and ∆VTn to be the V T variations for pMOS and nMOS transistors due to
body-eﬀect and process variation. During the pull-up operation, the eﬀective
current of the pMOS transistor gradually decreases and the idle current of
the nMOS transistor gradually increases because of the DIBL eﬀect. To have
the output loading capacitor still get charged at V OH , we need





nU (1− e (α−1)VDDU ) (3.2)
Iidle,nMOS = I0ne
−(V ′Tn+∆VTn)+ηαVDD
nU (1− e−αVDDU ) (3.3)
Similarly, for the pull-down operation, we need
Ieff,nMOS > Iidle,pMOS when Vout = βVDD (3.4)
Ieff,nMOS = I0ne
VDD−(V ′Tn+∆VTn)+ηβVDD
nU (1− e−βVDDU ) (3.5)
Iidle,pMOS = I0pe
V ′Tp+∆VTp−η(β−1)VDD
nU (1− e (β−1)VDDU ) (3.6)
And usually, we set
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α+ β = 1 (3.7)
I0n = I0p (3.8)
The supply voltage V DD is then solved as,
VDD ≥
knU +
∣∣∣(V ′Tp + ∆VTp) + (V ′Tn + ∆VTn)∣∣∣
1 + η(β − α) (3.9)
where k is deﬁned by,
k = ln(
1− e−αVDD/U
1− e−βVDD/U ) (3.10)
Equation (3.9) is a non-linear equation; it is impossible to solve it ana-
lytically. However, for given α and β, k almost remains constant when V DD
is swept in the sub-threshold region (see Figure 3.2). Therefore, from Equa-
tion (3.9) it follows that the minimal supply voltage exists around the point
where the threshold voltages of pMOS and nMOS transistors are balanced,
i.e. (V ′Tn + ∆VTn) = −(V ′Tp + ∆VTp). As the imbalance between the pMOS
and nMOS threshold voltages increases, it is inevitable to increase the sup-
ply voltage to guarantee correct functioning of the logic gates, hence more
power/energy will be consumed.
The above analysis has clariﬁed the importance of balancing V T of pMOS
and nMOS transistors. Since both V T of pMOS and nMOS are controlled
by separate doping process, their V T can vary signiﬁcantly with respect to
each other. We proposed to use the transistor's body eﬀect to tune transistor
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Figure 3.2: k versus VDD
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threshold voltage through body biasing to tighten the distribution. Figure
3.3 shows the principle of threshold voltage tuning. Note that bias tuning
requires triple-well process, which is optional for 90nm CMOS process but
compulsory for 65nm and lower process. In Figure 3.3, V BBP is the body
bias voltage for the pMOS transistor, and V BBN voltage is the body bias for
the nMOS transistor.
Figure 3.3: Transistor threshold tuning of an inverter through bulk-biasing
The formula for the transistor threshold voltage is given as
VT = VT0 + γ(
√
2ϕB − VBB −
√
2ϕB) (3.11)
where V T0 is a process intrinsic parameter for zero substrate bias, γ de-
notes the body eﬀect coeﬃcient. The value of γ typically lies in the range
from 0.3 to 0.4 V1/2. 2ϕB is the surface potential.
[46] has presented a pMOS/nMOS V T balancing method, which is com-
posed of a logical threshold detector, a reference supply, a comparator, a
shift-register and a resistor-based nMOS bias generator. This approach, while
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accurate, introduces considerable area and power overheads. In addition, its
large area overhead prevents it from being distributed on a die, hence it fails
to take into account the ever increasing intra-die variations.
Figure 3.4: The proposed VT balancing scheme with only one bulk-control line
In our work, we propose a simple V T balancing scheme, which is shown
in Figure 3.4. A CMOS inverter, whose pMOS and nMOS transistors are oﬀ,
functions as a process-corner V T imbalance detector. In contrast to previous
works where separate bulk controlling lines for pMOS and nMOS transistors
are used, our approach makes use of only one controlling line. This is possible
because the bulk controlling line is never higher than |V T | preventing in this
way the junction diodes from turning on. V out and V bulk are designed in
advance as V DD/2 in the typical process corner (TT). V out ﬂuctuates with
the variations of process and temperature. A buﬀer detects and ampliﬁes the
swing of V out. The buﬀer's output V bulk, which supplies the bulk voltage for
the logic gates, is fed back to the bulk of the threshold balancing detector to
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force pMOS/nMOS V T balancing. For instance, if the nMOS is leakier than
the pMOS, V out will go down, triggering a much larger drop on V bulk. This
drop will make the nMOS increase its V T and the pMOS decrease its V T , so
the process-corner V T imbalance can be mitigated.
Figure 3.5: Proposed conﬁgurable VT balancer
To support ultra-wide voltage scaling from the nominal supply to sub-
threshold, a conﬁgurable V T balancer has been designed, as shown in Figure
3.5. When the processor is set in super-threshold mode, S0 is oﬀ so the tri-
state buﬀer is conﬁgured to be in high impedance state. The power switch
transistors S3 and S4 are on, and S1, S2 are oﬀ, so the bulk of pMOS transistors
is connected to V DD, and the bulk of nMOS transistors is connected to GND.
When the processor is conﬁgured to be in the sub/near threshold mode, S0 is
on so the tri-state buﬀer starts to function. In this mode, S1, S2 are on, and
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S3, S4 are oﬀ. Therefore, the buﬀer's output voltage passes through S1, S2 to
supply the bulk of the logic gates.
The design of the power switch transistor S0, S1and S2 should be careful
as their equivalent on-resistance Ron must be small enough to avoid large
voltage drop across the transistors. Small Ron also improves the conﬁguration
setup time. However, in the sub/near threshold mode, the Ron of a transistor
becomes hundreds times bigger than in the super-threshold mode. As a result,
if pMOS transistors are used as the switches, they must be upsized largely,
which would introduce a huge amount of area as well as conﬁguration energy
overhead. Instead, we use smaller nMOS transistors with their gate voltage
boosted. As nMOS transistor has better on-current characteristic than pMOS
transistor and the boosted gate voltage over-drives the transistor, the Ron and
transistor area can be greatly reduced. The potential drop across a transistor
is also avoided. In our design, the boosted gate voltage is obtained from
another high voltage domain.
We use a metric ζ = (Vout−VDD/2)/VDD to represent the V T imbalance.
V out is the output voltage of the threshold imbalance detector, as indicated
in Figure 3.5. In fact, ζ depicts how far V out deviates from V DD/2 due
to unbalanced V T devices. Obviously, the larger ζ is, the larger the V T
imbalance is. Figure 3.6 shows the simulated 3σ range of ζ, with and without
our V T balancing scheme. As can be seen, the imbalance between V T of
pMOS and nMOS transistors is conﬁned to a much tighter range after V T
balancing. More importantly, since our scheme's overhead is negligible, we
may copy this circuit to diﬀerent blocks across the whole die to reduce intra-
die variations.
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Figure 3.6: Simulated 3σ range of ζ (with and without our VT balancing scheme)
Table 3.1: Minimum supply voltage for an inverter in 65nm CMOS
Process with V T balancing w/o V T balancing
Typical 96 mV 96 mV
slow nMOS, slow pMOS 98 mV 100 mV
fast nMOS, fast pMOS 105 mV 120 mV
slow nMOS, fast pMOS 98 mV 100 mV
fast nMOS, slow pMOS 120 mV 140 mV
Table 3.1 shows the simulated minimum functional V DD for an inverter
with Wp/Wn=0.28µm/0.20µm in the CMOS 65nm LP-SV T process technol-
ogy at diﬀerent process corners. In the simulation, we assume room tempera-
ture, α=0.9, β=0.1. It is clear that the minimal V DD with the V T balancing
scheme is lower compared to that without the V T balancing scheme.
Figure 3.7 shows the Monte-Carlo simulated propagation delay for an
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inverter with aspect ratio of Wp/Wn=1.1µm/0.40µm to drive a capacitive
load of 5fF at V DD=400mV in the CMOS 65nm LP-SV T process technology.
Compared to the conventional design, the standard deviation σ is reduced
by 4.7× and the σ/µ is reduced by 3.6× when the proposed conﬁgurable V T
balancer is used.
Figure 3.7: Propagation delay for an inverter in 65nm CMOS from Monte-Carlo
simulation (with and without our VT balancing scheme)
3.2 Gate Sizing Considering VT Mismatch in Deep
Sub-threshold
Once the V T of the pMOS and nMOS transistors are balanced, sizing an
inverter in the deep sub-threshold region is not diﬃcult. Unfortunately, for
gates with paralleled/stacked topologies, such as NAND, NOR, NXOR, sizing
is still non-trivial. This is due to V T mismatch of paired transistors, as will
be discussed in this section.
The intra-die V T variation of a single transistor has been modeled in [47]
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whereA∆VT is a technology conversion constant (in mVµm), and WL is
the transistor's active area. A∆VT is about 5mVµm for nMOS and PMOS
transistors in the super-threshold region in a 65nm process. Our previous
research [41] has already revealed that V T mismatch of paired transistors
working in sub-threshold can be worse by a factor of two as compared to tran-
sistors working in the super-threshold region, i.e., A∆VT is about 2× larger
in the sub-threshold than in super-threshold. Therefore, assuming transistors
with minimum dimensions, e.g., W/L = 0.12µm/0.065µm, the V T mismatch
deviation σ∆ can be 113.2mV in sub-threshold! Analog circuit designers
always size transistors towards a σ∆ which is less than 10mV. In the sub-
threshold region, σ∆= 10mV translates into a transistor size which is more
than 100× larger compared to minimum transistor size! Obviously, doing so
for digital gates will result in unaﬀordable silicon area, and vanished energy
savings, which we otherwise could have obtained from operating circuits in
the sub-threshold.
In our methodology, instead of using σ∆ as the metric, we use the met-
ric (Ieff,nMOS/Iidle,pMOS ≥ 1 at V out=V OL) for pull-down operation and
the metric (Ieff,pMOS/Iidle,nMOS ≥ 1 at V out=V OH ) for pull-up operation.
Recall that the Ieff is the eﬀective drive current and Iidle is the idle leak-
age current. Table 3.2 shows the inﬂuence of V T mismatch on Ieff/Iidle
for a 2-input NAND (NAND2) gate (see Figure 3.8 (a)), where the dimen-
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Figure 3.8: (a) two-input NAND gate (b) two-input NOR gate
sion of the pMOS transistor is 0.17µm/0.065µm, and of the nMOS transistor
0.12µm/0.065µm. The supply voltage V DD is 160mV. V Tn21 is the V T mis-
match between two stacked nMOS transistors, and V Tp21 the V T mismatch
between two parallel pMOS transistors. The unit of V Tn21 and V Tp21 is
Volt. In Table 3.2, (a),(b),(c),(d) represent the following cases: a) V 1=V DD,
V 2=V DD, V out=
0.1V DD, b) V 1=V DD, V 2=GND, V out =0.9V DD, c) V 1=GND, V 2=V DD,
V out=0.9V DD, d) V 1=GND, V 2=GND,V out =0.9V DD. For a proper logic
operation we must satisfy that Ieff > Iidle. As shown, case (d) is the only
situation that beneﬁts from paired transistor V T mismatch, as Iidle is always
lower than Ieff . For the other three cases, the Ieff and Iidle can either
increase or decrease, depending on the direction of the V T mismatch shift.
Since Iidle spreads widely, and may exceed Ieff , the gate's functional yield
cannot be guaranteed.
As the V T mismatch of paired transistors in a digital gate occurs quite
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Table 3.3: Gate size normalized to minimum gate size vs. VDD (functional yield =
99.9% and 99.7%, 65nm CMOS process)
VDD (mV)
NAND2 NOR2
=99.9% =99.7% =99.9% =99.7%
150 3.6 3.2 4.0 3.4
180 1.8 1.6 2.8 2.2
210 1.2 1.0 2.0 1.8
240 1.0 1.0 1.6 1.0
270 1.0 1.0 1.0 1.0
locally, device sizing is the only way to mitigate it. For each type of gate
in the existing super-threshold library, we pick out the minimum sized gate
(gate with 1× driving capability). We do not vary its nMOS and pMOS
transistors width ratios, as our simulation results showed that the gate that
gives nearly equal rising and falling delays in the super-threshold also renders
nearly equal rising and falling delays in the sub-threshold, provided that the
V T of the pMOS and nMOS transistors are balanced. We iteratively size up
all the transistors in the paralleled and stacked topologies, until the gate meets
a speciﬁed statistical functional yield in Monte-Carlo simulations. Table 3.3
lists the gate sizes of NAND2 and NOR2 for a functional yield  of 99.9% and
99.7% respectively, while V DD is varied with 30mV steps. For each gate, the
gate size is normalized to the minimal size gate in the existing super-threshold
library.
It can be seen that transistor upsizing is necessary if V DD approaches
an extremely low value. Once V DD goes above certain critical value, the
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minimum sized gates in the existing super-threshold library suﬃce for the
functional yield constraint in the sub-threshold domain, thus no re-sizing is
needed. In our MC simulation, for 99.7% functional yield this critical value
is typically around 250mV for all the minimum size gates except for the latch
and ﬂip-ﬂop cells in the 65nm super-threshold library. The minimum size
latch and ﬂip-ﬂop normally need a V DD higher than 300mV because of the
feed-back logic structure, as will be discussed in section 3.4.
We simulated a NAND3X1 (minimum 3-input NAND gate) ring oscillator
(ringo) with 31 stages (LD=31). Targeting a functional yield of 99.7% and
V DD = 180mV, would require that the NAND3 gate is sized 2× larger com-
pared to the minimum size NAND3 gate in the super-threshold library. Table
3.4 shows the simulated mean frequency and mean energy per cycle before and
after using our V T balancing scheme. The energy overhead introduced from
the V T balancing scheme has been included in the simulation. Interestingly,
although the minimum NAND3 gate satisﬁes our functional yield constraint
only when V DD > 180mV, the ringo can still function at 150mV with con-
ﬁdence, and after V T balancing, it even functions without error at around
130mV! The reason why the ringo is able to operate at a lower V DD than
we expected is because the individual-gate functional yield does not directly
translate into the yield of the whole ringo. As stated in chapter 2.4, con-
sidering only the functional yield of each individual gate and neglecting the
spatial correlations between these gates results in pessimistic estimates of the
minimum V DD. For example, a gate that outputs higher V OL (lower V OH)
can tolerate higher V IL (lower V OH) from its preceding gate. Therefore, the
functional yield of the whole circuit is actually higher than the individual
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Table 3.4: Mean frequency, mean energy/cycle of ringo (Ld = 31, with and without
VT balancing scheme)
V DD (mV) Mean Frequency (KHz) Mean Energy / Cycle (fJ)
before after % diﬀ before after % diﬀ
130 N.A. 6.948 N.A. N.A. 22.080 N.A.
150 7.675 9.055 17.985 27.667 21.370 22.761
200 19.187 26.594 38.608 26.422 20.975 20.614
250 55.399 83.108 50.016 25.360 20.954 17.371
300 167.914 267.448 59.277 25.546 19.863 22.243
350 493.808 847.867 71.700 25.620 20.482 20.053
400 1397.480 2430.090 73.891 27.387 23.284 14.981
Avg. 51.913 19.670
gate's functional yield. Since in our methodology a high functional yield of
an individual gate is guaranteed, a high functional yield of the circuit is also
guaranteed.
It is worth noting the signiﬁcant improvement of the mean frequency and
energy/cycle after implementing our V T balancing scheme. On average, with
the V T balancing scheme we observed a frequency speedup of 51.91%, and
energy/cycle savings of 19.67%. This is mainly due to the reduced delay
variability. At process corners, either the rising or falling time is exceedingly
long, such that the cycle time of the ringo becomes very long. As a result,
more leakage energy is dissipated per cycle. With the V T balancing scheme,
the rising and falling times are balanced, and the cycle time is reduced, so
lower energy per cycle is consumed. As V DD increases, our V T balancing
scheme becomes more eﬀective, so greater improvement on speed is obtained.
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Without V T balancer, in this case the V opt is 250mV. Compared with the
V opt in Fig. 2.5, which is about 300mV, the V opt shift is because the switching
density of ringo is much higher thereby yielding a higher dynamic/leakage
energy ratio and consequently a lower V opt value.
3.3 Improving Drivability by ExploitingVT Mismatch
between Parallelized Transistors
As discussed in section 3.2, the V T mismatch is catastrophic to circuit design.
In this section, we will propose an interesting approach to improve sub/near
threshold current drivability by exploiting the V T mismatch between parallel
transistors. Our approach is based on theoretical proof and simulation results
that the V T mismatch between parallelized transistors always results in an
increased driving current in the sub-threshold.
Figure 3.9: (a) nMOS transistor with aspect ratio (W, L) (b) N-parallelized nMOS
transistors with aspect ratio (W/N, L)
Suppose µ(V T ),σ(V T ) are the mean and standard deviation of V T for an
nMOS transistor in Figure 3.9 (a). Considering V T variation and according
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to the properties of log-normal distribution, the mean value of Ieff is:
µ(Ieff ) = I0ne







2 (1− e−VDSU ) (3.13)
Suppose the transistor is equally divided as N -parallel nMOS transistors
(see Figure 3.9(b)). For every individual small transistor we have
µ(VT,1) = µ(VT,2) = . . . = µ(VT,N ) = µ(V ′Tx) (3.14)
σ(VT,1) = σ(VT,2) = . . . = σ(VT,N ) = σ(V ′Tx) (3.15)
The mean value of the total sub-threshold current µ(I ′eff ) in Figure 3.9(b)
is calculated by,












2 (1− e−VDSU )
(3.16)
Based on equation (3.12), we have
σ(V ′Tx) > σ(V
′
T ) (3.17)
Since µ(V ′T ) = µ(V
′
Tx), by comparing equations (3.13) and (3.16) , we can
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obtain (3.18),
µ(I ′eff ) > µ(Ieff ) (3.18)
As can be seen, dividing a large transistor into smaller parallelized tran-
sistors helps to increase the sub-threshold current due to larger V T mismatch.
Therefore, a larger drivability can be accomplished statistically without in-
curring any additional overhead such as increasing V DD or transistor size.
The Monte-Carlo simulation results have conﬁrmed the eﬀectiveness of
this approach. Assume that a Standard V T (SV T ) nMOS transistor with as-
pect ratio W/L = 0.96µm/0.065µm is divided asN -transistors (N=1,2,3,4,6,8).
Its gate voltage V in and drain-to-source voltage V DS are set as 200mV. The
simulated mean and standard deviation values of the eﬀective driving cur-
rent Ieff are listed in Table 3.5. As seen, the larger the N , the larger the
V T mismatch, consequently the larger sub-threshold driving current. How-
ever, Table 3.5 also shows an increasing driving current variability and larger
σ(Ieff )/µ(Ieff ) as the transistor becomes narrower. This is due to an in-
creased V T shift caused by narrow width eﬀects. To mitigate such eﬀect,
instead of dividing all transistors into minimal width transistors, our design
constrained the transistor width to be not smaller than a certain limit. By
constraining a maximum σ(Ieff )/µ(Ieff )=20%, a same driving current can
be achieved with approximately 10% transistor area reduction.
This interesting property can also be applied to the pass-transistor based
logics, such as power-switches. Because the sub-threshold drivability is in-
creased, the necessary transistor size can be reduced. Most importantly, since
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Table 3.5: Mean and standard deviation of driving current







a wide transistor is thus divided into small ones, multiple-ﬁnger structured
layout is therefore allowed. As a result, the layout of very huge transistors,
such as power switches, avoids a strange aspect ratio and becomes much
more compact which may reduce silicon area considerably. As an example,
this method has been used in the design of power switches in our conﬁgurable
V T balancer. Figure 3.10 shows the layout of the conﬁgurable V T balancer
in a TSMC 65nm CMOS process. The total layout area is 25×30µm2. The
balancer is surrounded by rectangular power rings on metal layers M1 and
M2. As can be seen, all the power switches are divided as small transistors by
using multiple-ﬁnger structured layout style, which reduces the silicon area
signiﬁcantly.
66
3.3. Improving Drivability by Exploiting VT Mismatch between
Parallelized Transistors
Figure 3.10: Layout of conﬁgurable VT balancer with multiple ﬁnger structured
power switch in a 65nm CMOS
67
3.4. Sub-threshold Library Cell Selection
3.4 Sub-threshold Library Cell Selection
As mentioned in the section 3.2, once VDD goes above a certain critical value,
almost all the minimum sized gates in the existing super-threshold library
suﬃce for the functional yield constraint in the sub-threshold domains, thus
no re-sizing is needed. Therefore, functional yield is not a problem for us if we
operate circuits in the weak sub-threshold region. However, some of the cells
have large eﬀective driving current variability which results in remarkably
deteriorated timing yield. In our work, these criminal cells are identiﬁed by
Monte-Carlo simulation and ﬁltered out before logic synthesis. As illustrated
in Figure 3.11, the prohibited cells have some typical structures:
1) More than 4 parallel transistors and more than 4 stacked
transistors (a)(b)
Parallel transistors and stacked-transistors introduce large current vari-
ability. As the number of parallel transistors and the number of stacked-
transistors increase, the leakage current variability increases. We prohibit
logic gates with more than 4 parallel transistors or more than 4 stacked tran-
sistors or both, such as 4-input NAND and NOR.
2) Ratioed logic (c)(d)
Ratioed logic can reduce the number of transistors required to implement
a given logic function, but must be sized carefully so that the active current is
stronger than the static current. Therefore, the correct functioning of ratioed
logics depends largely on the sizing. In the sub-threshold region, the largest
current variability is due to V T variation. Even a small variation on V T will
have a heavy impact on the active or static current, so logic cells relying on
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Figure 3.11: Prohibited cell structures in near/sub threshold (only parallel and
stacked pMOS transistors are drawn for clarity)
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transistor sizing are dangerous and should be prohibited.
Figure 3.12: Monte-Carlo transient simulation for cross-coupling feedback inverters
at VDD=400mV
3) Feedback logic (e)(f)(g)
Feedback logic is a special type of ratioed logic. Such kind of logic uses
positive feedback loops to help change logic values. Whether the logic value
can be changed successfully and promptly depends primarily on choosing a
suitable loop gain. In the super-threshold design this is achieved through
proper transistor sizing. However, in the sub-threshold region, the variation
of feedback loop gain is largely impacted by the V T variation, so sizing is not
useful anymore. The output can have stuck-high or stuck-low failures and thus
never ﬂip. Figure 3.12 shows the transient behavior of cross-coupled inverters
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(g) at V DD=400mV through Monte-Carlo simulation. The malfunctioning
caused by stuck-high failure in the sub-threshold region is observed. Besides,
the large spread of propagation delay is unacceptable.
3.5 Turning Ratioed Logic into Non-ratioed Logic
Latches and registers are the feedback (ratioed) logic that must be used in
sequential circuits. Figure 3.13 shows how to turn them into non-ratioed
logic. By using the clk and clk signals, we prevent the slave inverters (I2,
I4) from direct cross-coupling with the master inverters (I1, I3). As a result,
when writing into the latch, the slave inverter is always disabled, so writing
to the master inverter is facilitated. After writing is done, the slave inverter
is enabled to help maintain the logic value. Therefore, the race between slave
and master inverters is avoided.
Figure 3.14 compares the Monte-Carlo simulation results at node X (the
output from the negative latch) at V DD=400mV before and after turning
ratioed logic into non-ratioed logic. With this work, the stuck high and stuck
low failures are avoided. In addition, the propagation delay becomes more
than an order tighter.
3.6 Capacitive-based Level Shifter (CBLC)
Multiple Supply Voltages (MSV) approach allows a design to use diﬀerent
V DDs for the sub-instances or blocks. A Level converter (LC) should be
inserted to shift a signal from a low voltage domain (V DDL) to a high volt-
age domain (V DDH), to insure a correct transition. Many diﬀerent types of
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Figure 3.13: Turning ratioed logic into non-ratioed logic
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Figure 3.14: Monte-Carlo simulation results at node X at VDD =400mV: (a) before
turning ratioed logic into non-ratioed logic (b) after turning ratioed logic into non-
ratioed logic
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LCs have been supported in the commercial synthesis tools. These LCs are
designed for conversion between super-threshold V DDs and optimized to con-
vert a V DDL around 2/3 nominal V DD to full V DD. However, none of them
is viable for shifting a V DDL in the sub/near threshold region to a V DDH
that is 2× higher than V DDL. An analog approach has been proposed in [37]
, which used a diﬀerential op-amp to convert a (GND, V DDL) swing into a
(GND,V DDH) swing. This approach needs a static biasing current is needed,
introducing considerable static energy overhead.
A capacitive-based level converter (CBLC) is proposed in this work (Fig-
ure 3.15). It is capable of converting a signal from a sub/near threshold V DDL
to a V DDH that is even higher than 2V DDL. The idea behind the CBLC is as
follows: when In=0, the diode-connected transistor MP1 is turning on, the
boosting capacitor CL is charged to V DDL. Note that at this time the node
X is connected to MP1's bulk to forward-bias the bulk-source junction. The
V T of MP1 is thus decreased to facilitate charging the CL. When In rises to
V DDL, MP1 turns oﬀ, the node X is ﬂoating with a potential rising much
higher than V DDL (near 2V DDL). This high potential turns oﬀ MP2, so that
the ﬁnal output reaches V DDH as expected. Transistor MN1 is implemented
with low-V T device to further support this operation. The boosting capacitor
can be implemented with two metal layers. It can also be implemented with
Cgs and Cgd of the transistor MN2, as shown in Figure 3.15. This is possi-
ble as the needed CL is only 1∼2fF. Since no metal layer is needed to form
the capacitor plates, the routing obstruct is avoided, so the routing diﬃculty
is reduced for EDA tools. The simulated waveforms for input signal from
V DDL=400mV to output at V DDH=800mV and the voltage of node X are
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plotted in Figure 3.16.
Figure 3.15: Capacitive-based level converter (CBLC)
Figure 3.16: Waveforms of the CBLC (VDDL=400mV and VDDH=800mV)
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Chapter 4
Design of the SubJPEG Co-processor
I
n this chapter we will introduce SubJPEG (standing for Sub-threshold
JPEG), a state-of-the-art 65nm CMOS ultra-low energy multi-standard
JPEG encoder co-processor with a near/sub threshold power supply. We will
ﬁrst brieﬂy overview the entire design ﬂow. Then the JPEG encoding stan-
dard is introduced. Later some design and implementation issues of SubJPEG
will be discussed in detail. Finally, the performance evaluation is provided.
4.1 Design Flow Overview
The design ﬂow is shown in Figure 4.1. A sub-threshold standard cell library,
which has been introduced in Chapter 3, is loaded before the ﬂow starts.
This library contains the .lib ﬁle (for logic synthesis), .lef ﬁle (for clock tree
synthesis, placement and routing), .gds ﬁle (for ﬁnal GDS collection). Apart
from the standard cells, this library has a customized well-tap cell, which is
needed to implement bulk-biasing.
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Figure 4.1: Sub-threshold design ﬂow
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The design ﬂow starts from system architecting and logic design, which
involves iterations among C-programming level architecting and veriﬁcation,
RTL design and veriﬁcation, performance estimation. The number of parallel
degree is decided to compensate throughput loss at very low V DD. System
partitioning, i.e., multiple clock domains, multiple voltage domains, are also
optimized to reduce area and energy.
The system architecting and logic design is followed by physical design.
The ﬂoor-planning takes care of the geometric locations for all the macro-
blocks, multiple power domains and multiple clock domains. Separate deep
n-Well regions are drawn under each macro-block to which bulk-biasing tech-
niques are applied. In these macro-blocks, besides the regular power meshes
for V DD and GND nets, power meshes for n/p wells are also routed as special
nets, and customized well-tap cells are inserted. Iterations from ﬂoorplanning
to placement and routing are necessary to meet timing closure. The ﬁnal out-
put layout will be integrated with the V T balancers, ﬁnger-structured power
switches and other analog components. The chip is fully LVS and DRC clean
before sign-oﬀ for fabrication.
In the next sections, we will use SubJPEG as a case study to demonstrate
how the design ﬂow has been went through.
4.2 JPEG Encoding Standard
JPEG is an international compression standard for continuous-tone still im-
ages, both grayscale and color [48] .This standard is established by the acronym
JPEG, standing for Joint Photographic Experts Group. JPEG encoding is
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able to greatly reduce ﬁle size with minimal image degradation by throwing
away the least important information. As a generic and popular image
compression standard, JPEG supports a wide variety of image applications.
As shown in Figure 4.2, the baseline JPEG encoding processing has three
primary steps: 8×8 discrete cosine transformation (DCT), quantization, en-
tropy encoding. These steps are detailed below.
Figure 4.2: JPEG encoder processing steps
1) 8×8 DCT
At the input to the encoder, source image samples in YUV format are
grouped into 8×8 blocks, shifted from unsigned integers with range [0, 2P −1]
to signed integers with range [−2P−1, 2P−1 − 1] by subtracting 2P−1where
P is the number of bits per value, and input to the forward 2D-DCT (2-
dimensional discrete cosine transform). The mathematical deﬁnition of the
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DCT is as following:















where C(u), C(v) =

1√
2 for u, v = 0;
1 otherwise
and I(x, y) is the matrix of values from the source image block.
Direct implementation of 2D-DCT in ASIC requires a wide bandwidth and
lots of computation resources. Note that the 2D-DCT can be decomposed by
two transforms, using row-column DCT. It is more eﬃcient to perform a 1st














2 for u = 0;
1 otherwise
then transpose the matrix and perform a 2nd 1D-DCT on each row again,
in this way the column 1D-DCT is also performed.
The eﬀect of 2D-DCT is that the output data F (u, v) has been organized
in terms of importance. The human eye has more diﬃculty discriminating be-
tween higher frequencies than low frequencies. Low frequency data therefore
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carries more important information than the higher frequencies. The data in
the output matrix is organized from the lowest frequency in the upper-left to
the highest frequency in the lower-right. This prepares the data for the next
step, quantization.
2) Quantization
Quantization is the step where data is thrown away. After output from
the 2D-DCT, each of the 64 DCT coeﬃcients is uniformly quantized in con-
junction with a 64-element quantization table. The results are rounded to
the nearest integers. This quantization table depends on the application and
is an input to the encoder. Each element can be any integer value from 1 to
255, which speciﬁes the step size of the quantizer for its corresponding DCT
coeﬃcient. The purpose of quantization is to reduce most of the less impor-
tant high frequency coeﬃcients to zeros. The more zeros generated the better
the image will be compressed. In other words, quantization achieves further
compression by representing DCT coeﬃcients with no greater precision than
is necessary to achieve the desired image quality. The mathematic description
for this step is:




In ASIC implementations, a division is realized through multiplication.
Thus, the quantizers are inversed and stored in the quantization table. It is
convenient if the user can customize the level of compression at runtime to
trade oﬀ the compressed image quality and compression ratio. For example,
if the user wants better quality he can lower the values in the Q matrix; or if
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he wants higher compression ratio he can raise the values in the Q matrix.
3) Entropy coding
After quantization, the DC coeﬃcient is treated separately from the 63
AC coeﬃcients, as DC coeﬃcients frequently contain a signiﬁcant fraction of
the total image energy. The DC coeﬃcient is a measure of the average value
of the 64 image samples. Because there is usually strong correlation between
the DC coeﬃcients of adjacent 8×8 blocks, the quantized DC coeﬃcient is
encoded as the diﬀerence from the DC term of the previous block in the
encoding order. This near zero diﬀerence can be encoded with fewer bits in
Huﬀman coding.
Figure 4.3: AC zig-zag sequence
Instead of reading oﬀ the AC coeﬃcients row by row, JPEG compression
reads along the diagonals. All of the quantized samples are ordered into
the zig-zag sequence, shown in Figure 4.3. This ordering helps to place
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low-frequency coeﬃcients (which are more likely to be nonzero) before high-
frequency samples and produce maximal series of 0s at the end.
The ﬁnal processing step is entropy coding. This step achieves additional
compression by encoding the quantized DCT coeﬃcients more compactly
based on their statistical characteristics. Entropy coding is often organized
as a 2-step process. The ﬁrst step converts the zig-zag sequence of quantized
coeﬃcients into an intermediate symbol sequence by applying run-length en-
coding (RLE). Each nonzero AC coeﬃcient is represented in combination with
the runlength (consecutive number of zero-valued AC coeﬃcients which pre-
cede it in the zig-zag sequence). The second step is to assign frequently used
symbols fewer bits than rare symbols through sequential coding. The Base-
line sequential codec uses Huﬀman coding. Huﬀman coding requires that one
or more sets of Huﬀman code tables be speciﬁed by the application. Huﬀman
tables may be predeﬁned as dictionary and referenced within an application
as defaults. With the runlength, amplitude (the amplitude of non-zero
coeﬃcients), size (the number of bits used to encode the amplitude), the
ﬁnal symbol is generated by looking-up diﬀerent Huﬀman tables. An EOI
(End-of-Image) is added at the end of the ﬁnal symbol representing this im-
age.
More information about Huﬀman coding and JPEG compression standard





Our purpose is to design a JPEG compression co-processor that consumes
extremely low energy and thus can be widely used in the application ﬁelds
such as image sensors, digital still cameras, mobile image, medical imaging,
low-end image compressor, etc. The design challenge is generalized in Figure
4.4. The energy consumed by a conventional JPEG processor at the nom-
inal supply is the energy ceiling. As discussed in Chapter 2, if the supply
voltage V DD can be scaled down to a near/sub-threshold level, huge energy
savings could be achieved. However, parallelism needs to be used to main-
tain a certain throughput, so the silicon area will increase. Diﬀerent V DDs
(for example, V DDA and V DDB in Figure 4.4) imply diﬀerent degree of par-
allelism. Therefore, the main challenge is to explore an architecture with
eﬃcient parallelism to trade-oﬀ among area, throughput and energy.
Our baseline design was built from scratch to accommodate architectural
changes required for sub-threshold operation in a 65nm CMOS LP-SV T pro-
cess. Its area and energy breakdown are shown in Figure 4.5. The term
engine denotes a combined 2D-DCT and Quantization module. As seen,
the engine dominates both the energy and area. At the nominal supply the
engine occupies less than 50% of the total silicon area but consumes around
70% of the total energy. Obviously it is the target we need to optimize. The
rest of the components, such as the Huﬀman encoder and the conﬁguration
logic, are of less importance. Thus minimizing the energy consumption of
the engine becomes our primary target when designing the new architecture.
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Figure 4.4: Design challenge
Therefore, instead of parallelizing the entire data-path, we decide to paral-
lelize only the engine. Another reason for making this decision is because
of the diﬃculty in parallelizing the Huﬀman encoder. As explained in sec-
tion 4.2, the Huﬀman encoding for the DC value of an 8×8 block depends
on the DC value of the previous block. If the Huﬀman encoder is also par-
allelized, additional eﬀort must be drawn to handle this data dependency.
Also it would be diﬃcult to align the output streams from each Huﬀman en-
coder which have unpredictable lengths, a memory shuer and many memory
operations would become unavoidable.
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Figure 4.5: (a) Area (b) energy breakdown for conventional JPEG encoder




Figure 4.6 shows how SubJPEG functions in a system. As shown, SubJPEG
is a co-processor hosted by a main CPU. Through the control lines, the main
CPU can communicate with SubJPEG, issue commands and access the status
registers in SubJPEG. SubJPEG interfaces with a commercial standard bus,
such as PCI/PCI-X/PCI-Express. It has direct-memory-access (DMA) unit
which supports fetching the image data stored in a memory without help from
the main CPU.
Figure 4.7 shows the SubJPEG processor diagram. The ﬁnal JPEG en-
coder processor exploits 2 supply voltage domains (V DDH , V DDL), 3 fre-
quency domains (bus_clk, engine_clk, Huﬀman_clk), and 4 engines. The
key modules are described below.
4.3.3 Control Path Design
On the control path, the conﬁguration space, read controller (RDC), write
controller (WRC) are the three main modules.
The conﬁguration space is for the external main CPU to conﬁgure Sub-
JPEG and check the running status from SubJPEG. It is operated with
bus_clk and V DDH . For each frame, the external main CPU issues a com-
mand to the conﬁguration space of the JPEG co-processor. The conﬁguration
commands include information such as the source data start address/length,
destination data start address, YUV sampling ratio, programmable quan-
tization table coeﬃcients, etc. In our architecture, 2 command slots are
accommodated in the conﬁguration register ﬁle, so the main CPU can is-
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Figure 4.7: SubJPEG processor diagram
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Figure 4.8: Conﬁguration space overview
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sue a command for the next frame while the co-processor is still processing
the current frame. Otherwise the processor should be stalled for hundreds
of clock cycles between of two frames and it could be re-started only when
the reconﬁguration for the next frame is completed. Figure 4.8 deﬁnes the
conﬁguration register space.
Figure 4.9: Read controller diagram
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The read controller (RDC) works with bus_clk and V DDH . Its main
function is to read blocks of source data from the standard bus according
to the conﬁguration information. Figure 4.9 shows how the RDC works. A
status table is maintained to record the status of the asynchronous FIFOs
(AFIFOs) and the last block information. Once the new data coming from
the bus has been fed into the AFIFOs, the source data counter will count the
coming data length and update the AFIFOs' status in the table, as well as
move the head pointer. The RDC issues data requests periodically according
to the conﬁgured interval time T0. The requested data length is based on
the minimal among remaining data length (this is initialized as the source
data length at start run), maximum bus payload size and AFIFOs' empty
size (how many AFIFOs are empty). As soon as the requested data length
is calculated, the tail pointer will jump to AFIFO where the latest request
source data block will be stored. Then the requested data address and the
remaining data length are also updated. If the remaining data length is
zero, meaning that the last requested data block is the ending block of the
current frame, the column of last block information in the status table will be
updated. Figure 4.10 is the pseudo code algorithm for RDC. Table 4.1 lists
some signals that interact from the data path and control path in the RDC.
The write controller (WRC) works with Huﬀman_clk and V DDH . It
checks the status of DCT-Quantization RAMs (DQRAMs) from each engine
and controls writing data from DQRAMs to the arbitrator. Similar to the
RDC, the WRC also maintains a status table to log the DQRAMs' status
and the last block information, as shown in Figure 4.11. Once a DQRAM
1The x indicates the engine index in the multi-instance design.
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Table 4.1: Some DP-CP interactive signals in RDC
Signal I/O Description
Saﬁfo_rdc_full_x1 I Notify the source AFIFO is full
Saﬁfo_rdc_empty_x I Notify the source AFIFO is empty
Rdc_1ddct_last_x O Notify the 1st 1D-DCT the current data block is
the last block of an image frame. 1D-DCT will
forward this signal to the 2nd 1D-DCT
Figure 4.10: Pseudo code algorithm for RDC
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Figure 4.11: Write controller diagram
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Figure 4.12: Pseudo code algorithm for WRC
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Table 4.2: Some DP-CP interactive signals in WRC
Signal I/O Description
Dqram_wrc_valid_x_0 I Notify the WRC that engine x's ﬁrst entry of
DQRAM is full
Dqram_wrc_valid_x_1 I Notify the WRC that engine x's second entry of
DQRAM is full
Dqram_wrc_last_x_0 I Notify the WRC that engine x's ﬁrst DQRAM
entry contains the last data block. This signal is
forwarded from 2D-DCT engine
Dqram_wrc_last_x_1 I Notify the WRC that engine x's ﬁrst DQRAM
entry is last data block. This signal is forwarded
from 2D-DCT engine
Encoder_dqram_rd_en_x O Notify the arbitrator that one of engine x's
DQRAM entries is ready to push out data
Encoder_dqram_rd_ﬁn_x O Notify the arbitrator that one of engine x's
DQRAM entries has been pushed out
Encoder_dqram_last O Notify the arbitrator that current DQRAM entry
contains the last data block for the current frame
entry of an engine is full, the header pointer will move to the next engine's
DQRAM entry and the DQRAMs' status will be updated. If the entropy
encoder is idle, the WRC will indicate to the arbitrator to push the data out
of a DQRAM entry of an engine, which is pointed to by the tail pointer. Once
the data in the entry is completely pushed out, the DQRAMs' status will be
updated and the tail pointer will jump to the next engine's DQRAM entry. In
this way the engines' DQRAMs are circulated for writing and reading. Figure
4.12 is the pseudo code algorithm for WRC. Table 4.2 lists some signals that
interact from the data path and control path in the WRC.
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4.3.4 Data Path Design
Figure 4.13 shows the data path in SubJPEG. AFIFOs are located at the
front and back of the data-path to enable a ﬂexible interface to a commercial
standard bus interface. The AFIFOs are connected with bus_clk, engine_clk
and operated with V DDH . The intermediate results produced from the 1
st 1D-
DCT are stored in the Transpose Memory (TransRAM). The TransRAM is
a dual ported RAM. While the TransRAM is written in row-major order, the
2nd 1D-DCT processing reads data from the TransRAM in a column-major
order, eﬀectively performing a transposition of the intermediate results. The
TransRAM of each engine contains 2 block RAM entries, which enables a
macro-level pipelined processing to enhance throughput. That is, the 1st 1D-
DCT can start processing and writing intermediate output into one entry
while the 2nd 1D-DCT is still reading data from the other entry. The pipeline
latency for 1D-DCT is 80 engine_clk cycles. The output from the 2nd 1D-
DCT goes to the quantizer. After the quantization process, the data is stored
in DQRAM. For the same reason as with the TransRAM, the DQRAM of
each engine also contains two block RAM entries. The engines are connected
with engine_clk and V DDL. Finally, the arbitrator selects data from each
entry, and sends the data to the Huﬀman coder for entropy coding. The
Huﬀman encoder is connected with Huﬀman_clk and V DDH .
The size of each TransRAM bank is 768bits (12b×64). It can be imple-
mented with either DFF-based register ﬁle or fast dual-ported SRAM-based
register ﬁle. To compare the two design choices, we analyzed their power
consumptions with a nominal 1.2V supply. The SRAM-based register ﬁle is
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generated by tools from a commercial low-power SRAM vendor. The DFF-
based register ﬁle is synthesized with standard cells. The results are shown
in Table 4.3. In terms of leakage energy, the SRAM-based register ﬁle is
better than the DFF-based register ﬁle, due to SRAM's high layout density,
small silicon area and the use of HV T process. However, in terms of dy-
namic energy consumption, the SRAM-based register ﬁle is worse than the
DFF-based register ﬁle. This is because the energy overhead from SRAM's
peripheral read-out circuitry, such as the sense-ampliﬁers, dominates the dy-
namic energy when the memory size is very small1. In addition, since the
voltage scalability of DFF-based register ﬁle is superior to that of the SRAM-
based register ﬁle, we decided to implement TransRAMs with DFFs. We did
not adopt the existing sub-threshold memory solutions [23]-[30], because all
these solutions severely degrade speed and energy eﬃciency when compared
to conventional SRAMs in the super-threshold mode. For the same reason,
the DQRAMs are also implemented with DFFs in SubJPEG.
The DFF-based register ﬁles used for data storage on the data path are
summarized in Table 4.4.
The engines can operate in two modes: the sub/near threshold mode and
super-threshold mode. When in the sub/near threshold mode, the V T bal-
ancers are activated. The performance estimation is given in Figure 4.14
and Figure 4.15. In Figure 4.14, the gaining factor is obtained by simu-
lating the propagation delay and energy/cycle of a critical path on transis-
tor level. The energy/(engine·cycle) can be reduced by 6× and 9× when
1It is conﬁrmed by NXP product team that with C065 processes a register ﬁle less than
1kb is normally implemented with standard cells.
97
4.3. SubJPEG Architecture
Figure 4.13: Data path diagram
Table 4.3: Memory design choices
Design choices Dynamic power (uW/MHz)
(max(RD,WR), 50% ad-





Commercial SRAMs 5.0 0.5 Very bad
DFF-based 4.4 1.8 Good
Table 4.4: Register ﬁles used in SubJPEG data path
Register ﬁles V DD, clk(s) Description
AFIFO Source Data V DDH , bus_clk, engine_clk Input buﬀer, 8×64 bits for each engine
TransRAM V DDL, engine_clk 12×64 bits per entry, 2 entries per engine
DQRAM V DDL, engine_clk 8×64 bits per entry, 2 entries per engine
Output AFIFO V DDH , bus_clk, engine_clk Output buﬀer, 16×4 bits
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the engines are powered with a V DD of 0.5V and 0.4V, respectively. The
term energy/(engine·cycle) denotes the energy consumed per cycle by a sin-
gle engine during the DCT-Quantization processing. Figure 4.15 indicates the
throughput vs. area tradeoﬀ for the engines. Note that the horizontal axis
represents the number of engines but not the actual total chip area. Some
achievable multi-standard applications are annotated. If the application has
no hard real-time constraint, such as for a digital still image camera, the V DD
of the engines can be scaled to a value very close to the V opt which is the
V DD point leading to the optimal energy/(engine·cycle).
Figure 4.14: Normalized energy per cycle for each engine [energy/(engine·cycle)]
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The IP is fully compliant with the JPEG encoder baseline standard. The
synthesizable scripts include 17,000 Verilog and 1,000 Perl lines. The Perl
lines are used to generate the Verilog lines for parameterized AFIFOs. Signals
across diﬀerent clock domains are hand-shaked to increase communication
robustness. The logic synthesis is carried out with Synopsys Design Compiler.
We use hierarchical synthesis approach: the engines are synthesized with a
dedicated sub-threshold library, as mentioned in Chapter 3 already. The other
blocks are synthesized with a conventional CMOS65 standard cell library.
According to the synthesis results, the engines and the Huﬀman coder can
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operate easily beyond 250MHz frequency with a 65nm LP-SV T CMOS process
at the nominal 1.2V supply.
Some signals in the design have to cross the V DDL domain and V DDH
domain. Therefore, a level shifting scheme is needed. In addition, the digital
I/O pads in 65nm CMOS must use a reference voltage of 1.2V, so we also need
a level shifting scheme to convert the signal level from the SubJPEG core to
the I/O pads. Shown in Figure 4.16 is the 2-stage level shift scheme used
in SubJPEG. The 1st stage level shifting is performed through simple buﬀers
which are capable enough of pulling up signals from sub-threshold V DDL to
V DDH . There is no need to use the CBLC introduced in Chapter 3, as the
diﬀerence between V DDL and V DDH is less than 300mV. The 2
nd stage level
shifting is performed through positive feedback structured level-shifters from
V DDH to 1.2V I/O pads. These level shifters are added manually into the
synthesized netlist.
Figure 4.16: 2-stage level-shifting scheme in SubJPEG
Figure 4.17 shows the simulation result of the 2-stage level-shifting scheme.
The ﬁrst level shifter converts a signal's voltage level from 400mV to 600mV.
The second level shifter converts a signal's voltage level from 600mV to 1.2V.
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Figure 4.17: Simulation of the 2-stage level-shifting scheme (0.4V to 0.6V to 1.2V)
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Compared to the delay of the 2nd stage level shifter, the delay of the 1st stage
level shifter is much larger due to the fact that driving a transistor working in
the super-threshold by a transistor working in the sub-threshold is far more
diﬃcult.
4.4.2 Physical Design
Figure 4.18: SubJPEG ﬂoorplan
Cadence Encounter and Virtuso tools are used for the physical design
and ﬁnal chip integration. After diﬀerent ﬂoorplan trials, the symmetrical
ﬂoorplan shown in Figure 4.18 is found to have the best timing performance
after placement and routing. This is because each engine has nearly the same
distance to the conﬁguration register space and the Huﬀman encoder. In
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addition, the three clock signals go into the core exactly at the middle points
of three edges, which helps the clock tree synthesis (CKS) tool to generate
well-balanced clock trees.
To implement the V T spread control for each engine, the implementation
takes four steps. First, each engine has its own underneath deep n-well to
separate its bulk from the rest of the chip. Second, a special well-tap cell
has been designed. Diﬀerent from the traditional well-tap cell which makes
connections from V DD to n-well, and from GND to p-well, this special well-
tap allows two individual well supply lines on n-well and p-well. Third, two
power meshes in metal layer 4 have been built within each engine. The two
power meshes connect to the two well supply lines of the special well-tap cells
separately. The extra power meshes and deep n-wells to implement the bulk-
biasing result in 9% area overhead for each engine and 2% area overhead for
the entire core. Finally, each engine has its own conﬁgurable V T balancer
located at one of its corners. The two output voltages from the V T balancer
connect to the two power meshes built in step three. The reasoning why the
V T balancers are located at corners is that, the silicon realization variations
are assumed planar with gradient and angle as depicted in Figure 4.19, so
process corners are most likely at the chip corners.
Compared to the baseline processor, the area of SubJPEG is about 2.5×
larger. The area and simulated energy breakdown in the digital still image
mode are shown in Fig. 4.20. The circuits that are required to parallelize the
engines, i.e., dispatcher, RDC, WRC, arbiter and interface AFIFOs, occupy
8% area of the core. For digital still image processing (V DDL=0.4V and
V DDH=0.5V in simulation) and fHuffman_clk=2fbus_clk=4fengine_clk, these
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Figure 4.19: Gradient process variations
circuits would dissipate approximately 12% of the total energy.
Figure 4.20: SubJPEG area and simulated energy breakdown in the digital still
image mode
The layout of SubJPEG IP core integrated with the V T balancers is shown
in Figure 4.21. Since SubJPEG is a Direct-Memory-Access (DMA) based co-
processor, it inherently has many I/O pads. To reduce the number of I/O
pads, we have added additional logics to multiplex certain I/O signals. A
VMUX power domain working under a shift_in clock is implemented. Figure
4.22 shows the ﬁnal chip layout with I/O pads. The core size is 1.4×1.4mm2.
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The total chip area however is no less than 2.9×2.9mm2 due to the large
number of I/O pads. If the overall performance is not suﬃcient, we still can
add more engines, which hardly increases the total chip area.
Figure 4.21: The layout of SubJPEG IP core integrated with the V T balancers in
Cadence Encounter view
4.5 Fabrication and Packaging
The testing chip is fabricated in TSMC 65nm 7-layer Low Power Standard
V T CMOS process. A micrograph of the prototype chip is shown in Figure
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Figure 4.22: The ﬁnal chip layout with I/O pads in Mentor Graphic Calibre view
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4.23. The testing chip is packaged with LQFP Package/SOT486.15/W3330.
Figure 4.24 shows the pin-out bonding diagram.
Figure 4.23: Prototype chip micrograph
4.6 Performance Evaluation
To test the functionalities of the chip, the Memec Spartan-3 LC Xilinx Devel-
opment Board [50] is chosen as a mother board. A 9-layer PCB is designed
as a daughter card ﬁtted into the P160 expansion slots on top of the mother
board. A testing socket is used on the PCB to accommodate the prototype
chips. The 1.2V V ref and 2.5V I/O voltages are generated with on-board DC-
DC converters. The other supply voltages are supplied from external voltage
generators. The clock signals are generated by the digital clock managers
(DCM) in the Xilinx Spartan-3 FPGA chip. They can also be supplied by
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Figure 4.24: Pin-out bonding diagram
external clock generators. Figure 4.25 shows the testing boards.
Figure 4.25: Testing boards
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The tested items are detailed below.
1. Conﬁgurable V T balancer
The behavior of the conﬁgurable V T balancer at V DD = 400mV is cap-
tured by oscilloscope and shown in Figure 4.26. An oﬀ-chip capacitor is
needed to mitigate ripple. As can be seen, before the V T balancing, the
n-well is connected to V DD and the p-well is connected to GND. Within 1
ms after the V T balancer is turned on, the supply voltages of both n-well
and p-well converge at near V DD/2. At V DD = 400mV, the tested samples
could not function correctly with a 2MHz engine_clk frequency without V T
balancing. With the help of V T balancing, the samples could run at 2.5MHz.
In this case, the average leakage current is increased by 2×. At this time, the
ratio between the leakage and the dynamic energy is about 1/30, meaning
that the V DD can still be further reduced to reach Vopt which leads to a 1/1
ratio.
2. Functionality veriﬁcation
On the board, SubJPEG is the co-processor for a Xilinx Spartan-3 FPGA
chip, which functions as the main CPU. Figure 4.27 shows some logic signals
analyzed by a HP logic analyzer. In this case, the bus_clk is at 20MHz, the
Huﬀman_clk is at 10MHz and the engine_clk is at 2.5MHz. At the start,
the main CPU conﬁgures SubJPEG by asserting bus_core_cfg and sending
cfg_core_data (see Figure 4.27 (a)). When the conﬁguration is ﬁnished,
SubJPEG starts to issue a request signal core_bus_req to the bus. Each
request is synchronized with the rising edge of bus_clk and lasts for 2 cycles.
In the ﬁrst cycle, SubJPEG tells the bus the starting address of the data,
and in the second cycle it tells the requested length of data. The main CPU
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Figure 4.26: Measurement results of switching on the VT balancer
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sends data at bus_clk frequency after receiving this request. The output of
SubJPEG is synchronized with Huﬀman_clk. Once all the data is compressed
successfully, SubJPEG appends an EOI signature FFD9 at the end of the
output stream (see Figure 4.27 (c)).





The oscilloscope also captures an engine signal through an analog pad.
Figure 4.28 shows the pulse trains at V DDL = 400mV and V DDL = 800mV.
The engine_clk is 2.5MHz for both cases.
Figure 4.28: Pulse trains from engines at VDDL = 400mV and VDDL = 800mV
4. Energy and throughput evaluation
Figure 4.29: Transient current measurement scheme
Figure 4.29 illustrates how we measured the transient current for engines.
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Two oscilloscope probes are attached across a 1kΩ resistor. The two probes
are calibrated in advance so that they have exactly the same oﬀsets. The
engines' supply V DDL is adjusted through tuning the voltage source V TEST .
The transient current ﬂowing into engines is therefore calculated as Itran
= (V TEST - V DDL)×10−3. In the same way, the transient current for the
Huﬀman coder can also be measured.
Figure 4.30: Transient and average current at (0.4V, 2.5MHz), (0.8V, 5MHz) and
(1.2V, 10MHz)
Figure 4.30 shows the transient current at V DDL= 0.4V, 0.8V, 1.2V at
an engine_clk of 2.5MHz, 5MHz, 10MHz respectively. Note that 2.5MHz is
the maximum operating frequency at V DDL= 0.4V supply, but 5MHz and
10MHz are not the maximum operating frequencies at V DDL= 0.8V and
V DDL= 1.2V. We also operated the engines at each (V DDL, engine_clk)
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point separately for an enough long time. In this way the oscilloscope precisely
measured and stored the average current data for each (V DDL,engine_clk)
point. In the snapshot, these average currents are displayed by loading them
from the oscilloscope's data storage memories.
Figure 4.31: Energy per cycle for each engine [pJ/(engine·cycle)]
Figure 4.31 shows the energy/(engine·cycle) savings. More measurements
of system energy and speed performance are summarized in Table 4.5 and
Figure 4.32. These measurement results are close to our estimated results
described in section 4.3 (refer to Figure. 4.14).
As shown in Figure 4.31 and Figure 4.32, in the sub-threshold mode the en-
gines can operate with 2.5MHz frequency at 0.4V, with 0.75pJ/(engine·cycle).
This leads to 8.3× energy/(engine·cycle) reduction compared to operating at
the 1.2V nominal supply. Correspondingly, the Huﬀman coder should be
operated at 10MHz at 0.5V, with 1.2 pJ per entropy encoding cycle. In






































































































































































































































































































Figure 4.32: System energy and throughput
0.45V, and consume about 1.1pJ/(engine·cycle). The Huﬀman coder oper-
ates at 18MHz frequency with a less than 0.7V supply, and the energy/cycle
dissipation is around 2.0 pJ. The overall system throughput meets the 15fps
640×480 VGA compression requirement. By further increasing both V DDH
and V DDL, and making diﬀerent (V DDH , V DDL) combinations, the proto-
type chip can achieve multi-standard image encoding.
5. Testing limitation
In total 70 packaged samples are requested and tested. Among which 8
samples burned out due to shorted bonding wires. The testing limitation for
the rest of samples is the lowest V DDH that the 2
nd stage level shifters can
tolerate. For most of the samples, the 2nd stage level shifters start to have
erroneous function when V DDH is lower than 0.6∼0.65V. This lowest V DDH
117
4.6. Performance Evaluation
limitation aﬀects directly the lowest V DDL that the 1
st stage level shifters can
handle. So we cannot operate the engines with a V DDL lower than 0.4V, in
spite of the fact that it is quite likely that the engines still function correctly
below 0.4V. This suggests future design leave more design margin.
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Chapter 5
Conclusions, Future Work and
Discussions
F
inalizing this thesis, in this chapter we make conclusions of our work.
We also introduce further research which we will explore. At the end,
we will discuss the future trends and some open issues of sub/near threshold
design techniques.
5.1 Conclusions
Voltage scaling is one of the most eﬀective and straightforward means for
CMOS digital circuits' energy reduction. Aggressive voltage scaling to the
near or sub-threshold level helps achieving ultra-low energy consumption.
However, it brings along big challenges to reach a required throughput and to
have good tolerance of process variations. This thesis presents our research
work in the design of robust near/sub-threshold digital circuit. Our work has
two features. First, unlike the other research work that believes sub-threshold
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operation is only suitable for low-frequency low-throughput applications, we
use architectural-level parallelism to ﬁx the throughput degradation, so a
medium throughput can be reached. Second, several new techniques are pro-
posed to mitigate the yield degradation due to process variations. These
techniques include:
• Conﬁgurable V T balancers to control the V T spread. When facing
process corners in the sub-threshold, our balancer will balance the V T of
p/nMOS transistors through bulk-biasing, so the yield can be boosted.
• Transistor sizing to combat V T mismatch between transistors. This is
necessary when the circuit needs to be operated with deep sub-threshold
supply voltage, i.e., below 250mV for 65nm SV T CMOS process.
• Improving sub-threshold drivability by exploiting V T mismatch of par-
allel transistors. While the V T mismatch between parallel transistors
is notorious, we propose to utilize it to boost the driving current in
the sub-threshold region. This interesting approach also suggests a
multiple-ﬁnger layout style, which helps reducing silicon area consid-
erably.
• Selecting reliable library cells for logic synthesis in the sub-threshold
region. Standard library cells that are sensitive to process variations
must be eliminated in synthesis ﬂow. We provided the basic guideline
to select reliable standard cells.




An ultra low-energy multi-standard JPEG encoder co-processor with a
sub/near threshold power supply has been designed and implemented to
demonstrate all the ideas. This 8-bit resolution DMA based co-processor
has multiple power domains and multiple clock domains. It uses 4 parallel
DCT-Quantization engines in the data path. Instruction-level parallelism is
also used. The parallelism is implemented in an eﬃcient manner to minimize
the associated area overhead. Details about this co-processor architecture
and implementation are also covered in this thesis. The prototype chip is
fabricated in TSMC 65nm 7-layer standard V T CMOS process. The core
area is 1.4×1.4mm2. Each engine has its own V T balancer. Each V T bal-
ancer is 25×30µm2. The measurement results show that our V T balancer
has very good balancing eﬀect. In the sub-threshold mode the engines can
operate with 2.5MHz frequency at 0.4V V DD. At this time, a single engine
consumes 0.75pJ energy per cycle for DCT and quantization processing, i.e.,
0.75pJ/(engine·cycle). This leads to 8.3× energy/(engine·cycle) reduction
compared to operating at the 1.2V nominal supply. In the near-threshold
mode the engines can operate with 4.5MHz frequency at 0.45V, with about
1.1pJ/(engine·cycle). The overall system throughput still meets 15fps VGA
compression requirement. By further increasing the supply, the prototype
chip can satisfy multi-standard image encoding.
5.2 Future Work
We will explore an ultra-low energy near/sub-threshold DSP processor which
provides good ﬂexibility for many applications. This DSP architecture will
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feature eﬃcient parallelism and pipelining. It will also support an extended
instruction set to support some biomedical applications, such as EEG, ECG,
etc. In the future we will also explore the ultra-low voltage SRAMs. Currently
our SubJPEG co-processor is fully based on standard cells, so the intermediate
data is stored in DFF-based register banks. Because SRAMs have much
higher transistor density, the cost of silicon area and energy can be reduced
considerably if the amount of data storage required in DSP processing is
large. It is also very interesting to design a DC-DC converter capable of
converting the nominal supply to a near/sub threshold power supply with
reasonably high conversion eﬃciency. To the best of our knowledge, the only
DC-DC converter for such purpose has been introduced in [38] [39] , but
its conversion eﬃciency is less than 75%, meaning that a quarter of energy
has been lost during the conversion. Eﬀort should be made to increase this
energy eﬃciency. Even better is a programmable solution which can generate
diﬀerent voltages for diﬀerent applications. A complete system including the
DSP with embedded SRAMs and DC-DC converter will be implemented in
the very near future.
5.3 Discussions: Are we ready for sub-threshold?
The topic of sub-threshold circuits has been discussed since the 1970's when
the minimum supply voltage was theorized based on various sub-threshold
models [57] . It has then been used only in simple designs, such as wrist
watches and hearing aids. After 30 years' quiescence, it started to draw
researchers' attention again from 2004 onward, when Alice Wang and Ben
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Calhoun from M.I.T worked out the modeling the optimum voltage to min-
imize energy dissipation in deep sub-micron process and designed the ﬁrst
180mV sub-threshold processor in 180nm CMOS. Their successful work has
motivated investigation of ultra low energy VLSI in deep sub-micron technol-
ogy, such as distributed micro-sensors or medical devices, where minimizing
energy dissipation is the primary concern. Realizing the potential for sub-
threshold technique to succeed in the ultra low energy market, the industrial
leaders have already started competition to push it into their products as soon
as possible. In 2008, IBM Research and University of Michigan have jointly
released the sub-threshold sensor node processor [32] . A few months later,
Texas Instruments' low power MCU group had announced the newest version
MSP430 [58] , the world's lowest energy 16-bit RISC sub-threshold processor
as a ﬂexible solution for a wide range of low power and portable applications.
In 2009, Intel had announced its 300mV ultra low power reconﬁgurable 4-way
SIMD vector processor in 45nm CMOS [59] . Because of the huge market
for ultra low energy applications, there is no doubt that more and more IC
companies will involve in this competition.
However, compared to the super-threshold technique, designing in the
sub-threshold is still facing many challenges. Overcoming these challenges
needs a wide collaborated research at every design hierarchy level. Some of
the necessary research work is listed below:
1. EDA support covering the entire design ﬂow from front-end to back-
end design for optimized sub-threshold designs. Ideally, the EDA tools
should automate the sub-threshold digital design. It must take the
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circuit's reliability and yield into consideration, and help designers to
tradeoﬀ among reliability, area, energy and speed performance. It
should also support diﬀerent levels of veriﬁcation at design time.
2. More eﬃcient system architectures to minimize the area cost, to relieve
the integration issue and enhance the fault-tolerance capability. For
example, how to make a good tradeoﬀ among throughput, energy and
degree of parallelism.
3. Customized digital modules for robust sub-threshold operation, such as
the sub-threshold SRAMs. It is also nice to have an optimized sub-
threshold standard cell library provided by foundries.
4. Supportive on-chip ultra-low voltage analog components such as DC-
DC, DLL, etc.
5. Special CMOS process technology suitable to the sub-threshold design
may also be an option. As the feature size is scaling to 45nm, 32nm
and 22nm, it is also possible that the foundries may have solutions for a
process with customized V T and less V T variation to ease sub-threshold
design.
6. Special packaging that supports quick heat removal, hence stabilizing
die temperature, and preventing reliability degradation due to interfer-
ences such as radiation, hotspots, etc.
I believe that the sub-threshold technique will soon become popular in the
low energy market, judging from the strong momentum it has been developed
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over the past 5 years. In the next 5∼10 years, I expect that the world will be
ready for the sub-threshold chipsets.
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